Skip to main content
Question Protected by CommunityBot
deleted 9 characters in body; edited title
Source Link
Null
  • 7.7k
  • 17
  • 37
  • 48

Back-to-back MOSFETs: common source vs comoncommon drain?

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

EDIT:

Given the base conditions: that the supply is greater than the FET Vgth plus a body diode forward drop; then either circuit works functionally. However, simulations indicate that there is some benefit to the common-source arrangement in that the switching transitions are faster so there is less power wasted in the FETs.

LTSpice schematic

Simulation Results

Back-to-back MOSFETs: common source vs comon drain?

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

EDIT:

Given the base conditions: that the supply is greater than the FET Vgth plus a body diode forward drop; then either circuit works functionally. However, simulations indicate that there is some benefit to the common-source arrangement in that the switching transitions are faster so there is less power wasted in the FETs.

LTSpice schematic

Simulation Results

Back-to-back MOSFETs: common source vs common drain?

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

Given the base conditions: that the supply is greater than the FET Vgth plus a body diode forward drop; then either circuit works functionally. However, simulations indicate that there is some benefit to the common-source arrangement in that the switching transitions are faster so there is less power wasted in the FETs.

LTSpice schematic

Simulation Results

Additional information & conclusion.
Source Link
JohnH
  • 329
  • 1
  • 2
  • 5

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

EDIT:

Given the base conditions: that the supply is greater than the FET Vgth plus a body diode forward drop; then either circuit works functionally. However, simulations indicate that there is some benefit to the common-source arrangement in that the switching transitions are faster so there is less power wasted in the FETs.

LTSpice schematic

Simulation Results

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

EDIT:

Given the base conditions: that the supply is greater than the FET Vgth plus a body diode forward drop; then either circuit works functionally. However, simulations indicate that there is some benefit to the common-source arrangement in that the switching transitions are faster so there is less power wasted in the FETs.

LTSpice schematic

Simulation Results

Tweeted twitter.com/StackElectronix/status/790515795092762624
Separate paragraphs, summarize question in the end.
Source Link
dim
  • 16.2k
  • 3
  • 43
  • 86

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain? In

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature. In

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice, but. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain? In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source but I've seen both configurations used in literature. In an integrated device I would imagine that there might be good reason to choose one over the other since the common bulk silicon would most likely influence the choice, but with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth?

If connecting a pair of discrete MOSFETs back-to-back to create a bidirectional load switch, what's the practical difference between having them common-source versus common-drain?

In this particular case, I'm using a pair of p-ch FETs to isolate a battery from a load and also ensure that stored charge within the load can't return to the battery when switched off. I have a 3V6 battery so a logic level FET works fine. The PCB routing works best if I have common source, but I've seen both configurations used in literature.

In an integrated device I would imagine that there might be good reason to choose one over the other, since the common bulk silicon would most likely influence the choice. But with discrete parts there doesn't appear to be a clear reason for choosing one over the other, provided that the gate drive exceeds the body diode forward voltage drop as well as Vgth.

So are there reasons to specifically choose one of these configuration?

Source Link
JohnH
  • 329
  • 1
  • 2
  • 5
Loading