Timeline for Art Of Electronics - Center Tapped Transformer Efficiency and Current Question, LTSpice Question too
Current License: CC BY-SA 3.0
3 events
when toggle format | what | by | license | comment | |
---|---|---|---|---|---|
Jan 13, 2017 at 21:12 | comment | added | Jeffrey Edward Messikian | It was the top circuit that seemed to drop the negative cycle somewhere. First, let me say.. the top circuit also works in LTSPice .The output is pretty close to the other one. In fact, the top circuit has less ripple. When I connect the LTSpice volt meter to either the positive or negative lead of V1, in the full wave bridge (with D1-D4) there are no negative cycles. It appears that the positive cycle is shifted 180 out of phase on either terminal. I was just wondering where this went? Though, the output does look like DC and I suppose if it was built, it wouldn't go boom. | |
Jan 13, 2017 at 21:11 | comment | added | Jeffrey Edward Messikian | I edited the circuit to match figure 1.75. I did notice that D1 was put in wrong. The output looks pretty close to DC with a small ripple. I can play with things later. But, I think that this works ok in LTSpice. | |
Jan 13, 2017 at 18:10 | history | answered | Andy aka | CC BY-SA 3.0 |