Timeline for 4-terminal MOSFET in this CMOS circuit
Current License: CC BY-SA 3.0
12 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Oct 25, 2018 at 16:00 | history | bumped | CommunityBot | This question has answers that may be good or bad; the system has marked it active so that they can be reviewed. | |
| Sep 19, 2018 at 13:00 | history | bumped | CommunityBot | This question has answers that may be good or bad; the system has marked it active so that they can be reviewed. | |
| Jan 12, 2018 at 22:27 | answer | added | τεκ | timeline score: 1 | |
| Jan 12, 2018 at 20:37 | answer | added | MikeP | timeline score: 0 | |
| Jan 12, 2018 at 17:50 | history | edited | user175079 | CC BY-SA 3.0 |
added 175 characters in body
|
| Jan 12, 2018 at 14:14 | comment | added | Curd | @user175079: Note: the bottom two MOSFETs are both N-channel, the top two are both P-channel; (as Bimpelrekkie said) using two different symbol conventions. This doesn't make much sense other than to confuse the reader. | |
| Jan 12, 2018 at 12:43 | comment | added | user175079 | Thanks. An old exam question, the teacher probably aimed to teach different conventions. I would better check old notes because I forgot or didn't learn at all about about this. | |
| Jan 12, 2018 at 12:36 | comment | added | Bimpelrekkie | For the transistor having Vdd at base That's not the base, it's the bulk as explained above. That transistor is a PMOS, same as upper right. Likewise the transistor with bulk connected to ground is an NMOS like the bottom right one. Just ignore that Vdd and ground connection! Whoever drew this should be ashamed for not being consistent. | |
| Jan 12, 2018 at 12:33 | comment | added | Bimpelrekkie | I'm not familiar how 4-terminal MOSFET works The 4th connection is the bulk, substrate or backgate its the piece of silicon the MOSFET is made from. To make the substrate not interfere with anything it is almost always connected to Ground (NMOS) or Vdd (PMOS) and then it's of little use to draw it. It makes no sense that it is drawn here in this circuit, it's not done for the two transistors on the right. This makes the drawing inconsistent and confusing (to beginners). | |
| Jan 12, 2018 at 12:16 | history | edited | user175079 | CC BY-SA 3.0 |
added 3 characters in body
|
| Jan 12, 2018 at 12:13 | comment | added | user16324 | Note the top transistor is N type and the bottom one is P type. So A=0 B = 0, notA = 1 so the bottom transistor is ... ON. And for your second question ... either, Choose whichever is closer to Vdd at the time. | |
| Jan 12, 2018 at 12:04 | history | asked | user175079 | CC BY-SA 3.0 |