Timeline for VHDL: What is correct way to model open collector output for FPGA?
Current License: CC BY-SA 4.0
1 event
when toggle format | what | by | license | comment | |
---|---|---|---|---|---|
Jun 14, 2019 at 8:04 | history | answered | Dmitry Grigoryev | CC BY-SA 4.0 |