Timeline for NVIDIA Jetson custom carrier board does not booting when PCIE device is attached. How can I track the problem?
Current License: CC BY-SA 4.0
12 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Feb 17, 2022 at 10:43 | vote | accept | D_Dog | ||
| Feb 17, 2022 at 10:42 | comment | added | D_Dog | @RonBeyer a redesign helped the issue. It is working now :) | |
| Feb 17, 2022 at 10:41 | answer | added | D_Dog | timeline score: 1 | |
| Jan 31, 2022 at 12:27 | history | edited | D_Dog | CC BY-SA 4.0 |
added 4937 characters in body
|
| Jan 31, 2022 at 6:08 | comment | added | D_Dog | Pretty good idea. Why I haven't thought about his on the first place... Anyway, thanks! I will examine this and update the post if necessary. | |
| Jan 30, 2022 at 22:09 | comment | added | Ron Beyer | Do you have a serial console you can hook into to watch the boot process? | |
| Jan 30, 2022 at 18:07 | comment | added | D_Dog | No, linux is booting from the integrated emmc. The NVME is just a drive. As I stated, without NVME the carrier board + jetson card is booting up properly. | |
| Jan 30, 2022 at 17:30 | comment | added | Ron Beyer | Does the Linux installation exist on the NVME drive? If so you probably won't be able to get past the first stage bootloader if it isn't working... | |
| Jan 30, 2022 at 16:26 | comment | added | D_Dog | Yeah, there is one solid ground plane between top and bottom which does not have any traces on it. The traces matched to 90 ohms. And yeah I figured out lately the PCIE clock and RX signals are going parallelly. Probably there will be a redesign, but it would be good if I could boot into linux and see some the error messages that the PCIE causes. | |
| Jan 30, 2022 at 15:34 | comment | added | Ron Beyer | Are the RX/TX pair matched impedance? How about length? Is there a ground plane between the top and bottom layers? It looks like you routed the RX pair under a lot of other pins/traces, you may be getting some coupling there. It also looks like you routed them parallel to some other traces on the NVME connector. | |
| Jan 30, 2022 at 11:44 | history | edited | D_Dog | CC BY-SA 4.0 |
added 74 characters in body
|
| Jan 30, 2022 at 11:34 | history | asked | D_Dog | CC BY-SA 4.0 |