Return to Revisions

I'm not an Altium user, but ehat you want is probably not possible as the DRC is based on the net information that is derived from the schematic. The DRC doesn't directly care about "areas of the pcb", i.e. "areas in the layout". You'd have to comment out those parts you're not interested in in the schematic and create a new netlist.