Timeline for Balancing copper on inner layers of PCB
Current License: CC BY-SA 3.0
8 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Apr 13, 2017 at 12:32 | history | edited | CommunityBot |
replaced http://electronics.stackexchange.com/ with https://electronics.stackexchange.com/
|
|
| Dec 27, 2016 at 14:49 | vote | accept | efox29 | ||
| Sep 4, 2016 at 9:00 | history | bumped | CommunityBot | This question has answers that may be good or bad; the system has marked it active so that they can be reviewed. | |
| Aug 5, 2016 at 8:56 | answer | added | Uwe | timeline score: 4 | |
| Aug 4, 2016 at 14:07 | answer | added | Andrew | timeline score: 2 | |
| Aug 4, 2016 at 14:01 | answer | added | Michael Karas | timeline score: 1 | |
| Aug 4, 2016 at 13:53 | comment | added | Claudio Avi Chami | I didn't know about the chemical balance. I know that we used copper balancing (as well as layer balancing) to avoid deformations on large PCBs | |
| Aug 4, 2016 at 13:39 | history | asked | efox29 | CC BY-SA 3.0 |