Skip to main content
Electrical Engineering

Return to Question

added 1 character in body; edited tags
Source Link
Null ♦
Null ♦
  • 7.7k
  • 17
  • 37
  • 48

My first question is how does the drain voltage increase V(drain) when the source voltage V(source) is increased for the below common gate FET:

enter image description here

enter image description here

And secondly and most importantly in AC analysis they short the gate and Vdd to ground. What confuses me is that in AC small signal analysis of this circuit if we short the gate to ground  (meaning that the FET is not biased), how comewhy does the FET current change? So in reality on a breadboard if I short the gate and Vdd to ground the MOSFET output will always be at ground level and the FET will be in cut off and will pass no signal at all. So I hope I could articulate my confusion here.

My first question is how does the drain voltage increase V(drain) when the source voltage V(source) is increased for the below common gate FET:

enter image description here

enter image description here

And secondly and most importantly in AC analysis they short the gate and Vdd to ground. What confuses me is that in AC small signal analysis of this circuit if we short the gate to ground(meaning that the FET is not biased), how come the FET current change? So in reality on a breadboard if I short the gate and Vdd to ground the MOSFET output will always be at ground level and the FET will be in cut off and will pass no signal at all. So I hope I could articulate my confusion here.

My first question is how does the drain voltage increase V(drain) when the source voltage V(source) is increased for the below common gate FET:

enter image description here

enter image description here

And secondly and most importantly in AC analysis they short the gate and Vdd to ground. What confuses me is that in AC small signal analysis of this circuit if we short the gate to ground  (meaning that the FET is not biased), why does the FET current change? So in reality on a breadboard if I short the gate and Vdd to ground the MOSFET output will always be at ground level and the FET will be in cut off and will pass no signal at all. So I hope I could articulate my confusion here.

Source Link
user16307
user16307
  • 12.2k
  • 53
  • 192
  • 324

How does the current pass through FET when its gate is unbiased/grounded in AC analysis?

My first question is how does the drain voltage increase V(drain) when the source voltage V(source) is increased for the below common gate FET:

enter image description here

enter image description here

And secondly and most importantly in AC analysis they short the gate and Vdd to ground. What confuses me is that in AC small signal analysis of this circuit if we short the gate to ground(meaning that the FET is not biased), how come the FET current change? So in reality on a breadboard if I short the gate and Vdd to ground the MOSFET output will always be at ground level and the FET will be in cut off and will pass no signal at all. So I hope I could articulate my confusion here.