Timeline for What is the logic behind the behaviour of reg in Verilog?
Current License: CC BY-SA 4.0
5 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Feb 2, 2022 at 14:10 | vote | accept | Natt | ||
| S Feb 2, 2022 at 11:14 | history | suggested | Velvet | CC BY-SA 4.0 |
Improved formatting.
|
| Feb 2, 2022 at 7:31 | review | Suggested edits | |||
| S Feb 2, 2022 at 11:14 | |||||
| Feb 1, 2022 at 23:44 | answer | added | dave_59 | timeline score: 4 | |
| Feb 1, 2022 at 23:26 | history | asked | Natt | CC BY-SA 4.0 |