Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with clock
Search options not deleted
user 169473
A digital signal that goes high and low at a specific frequency.
0
votes
1
answer
2k
views
LSE fail to enable
I am using a blue pill with STM32F103C8 and I am trying to debugg my programm but every time it is stack in the activation of the LSE clock (LL_RCC_LSE_IsReady() ! … = 1)
I have the following system clock configuration:
/* Set FLASH latency */
/* How many clock cycles should SYSCLK wait to access flash memory */
LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
/* Enable …
2
votes
LSE fail to enable
I find the solution:
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
LL_PWR_EnableBkUpAccess();
LL_RCC_ForceBackupDomainReset();
LL_RCC_ReleaseBackupDomainReset();
LL_RCC_LSE_Enable();
I should …