Skip to main content
Electrical Engineering
Michele Marconi's user avatar
Michele Marconi's user avatar
Michele Marconi's user avatar
Michele Marconi
  • Member for 7 years, 2 months
  • Last seen more than 7 years ago
Profile Activity
Stats
11
reputation
1k
reached
1
answer
1
question
Communities
About

I am a poet and an engineer mixed in the same complex personality.

I have a degree in Electronic Engineering at La Sapienza, Roma, and i'm currently having my first few work experiences.

My Master Degree is in Digital Microelectronics, and I studied VHDL mostly at university, while Learning Verilog for my current company

Badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
2
bronze badges
Top tags
0
Score
2
Posts
100
Posts %
0
Score
2
Posts
100
Posts %
0
Score
2
Posts
100
Posts %
0
Score
2
Posts
100
Posts %
0
Score
2
Posts
100
Posts %
Top posts
question
0
Verilog Vivado UART design : implementation / bitstream issues
Sep 29, 2017
answer
0
Verilog Vivado UART design : implementation / bitstream issues
Oct 3, 2017