Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with design-rules
Search options not deleted
user 286444
Design Rule Checking (DRC) is the area of Electronic Design that determines whether the physical layout of a particular (PCB) layout satisfies a series of recommended parameters called Design Rules.
3
votes
"Net Antennae Violation" on Pad -> Via -> GND plane connection
Every time, when I am about to finish my PCB layout, I get this warning of 'Net Antennae'. But, the solution is simple:
You need to re pour all the polygons before you run the design rule check. In th …
- 51