Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with maximum-ratings
Search options answers only
not deleted
user 6334
Questions related to the maximum ratings of a component such as maximum voltage, heat and other specs which if exceeded will likely destroy the device
23
votes
Accepted
Where Does VDD+0.3V Input Limit Come From on IC chips?
Most likely there is an ESD protection diode connected between the input pin and the VDD net on the chip, in such a way that it is normally reverse biased (A schematic showing the configuration is giv …
- 134k
4
votes
Accepted
Dangers of overloading a 2.5A rated plug
The risk is if the plug (or its contacts) heat up too much, they can cause a fire in the wall of your house.
I'd go buy a correctly rated plug rather than take that risk.
Also, if the wiring inside …
- 134k
4
votes
Accepted
logic gates combined with R-C network often violates absolute max ratings, does that hurt?
If you look at the online examples more carefully, you'll see they're not like the schematic you shared.
Here's the online example:
[source]
Notice that in this example, the capacitor is not direc …
- 134k
3
votes
Accepted
How to read datasheets for TTL logic gates regarding maximum output current conditions
I am referring to the polarity of the current when considering polarity of logic levels. Specifically, the fact that maximum operating condition of -800uA for a logic level high is non-intuitive.
…
- 134k
2
votes
H-Bridge chip burning up when applying less voltage than the absolute maximum
My best guess is you are switching the gate voltages too slowly.
As the gate voltage switches from high to low (or vice versa) there is a time when both the PMOS and NMOS FETs on one side of the bridg …
- 134k
0
votes
Interpreting Maximum Power of a MOSFET from the datasheet
If you operate the FET with a low Vgs, or if you switch it between on and off with high frequency, it will generate more heat than what's predicted by just \$I_{max}^2 R_{ds}(\rm{on})\$.
So the powe …
- 134k