Skip to main content
Electrical Engineering
Mikef's user avatar
Mikef's user avatar
Mikef's user avatar
Mikef
  • Member for 3 years, 2 months
  • Last seen more than a week ago
Profile Activity
Stats
516
reputation
8k
reached
19
answers
0
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
2
silver badges
6
bronze badges
Top tags
View all tags
22
Score
14
Posts
74
Posts %
13
Score
7
Posts
37
Posts %
9
Score
7
Posts
37
Posts %
7
Score
4
Posts
21
Posts %
7
Score
3
Posts
16
Posts %
7
Score
3
Posts
16
Posts %
Top posts
View all questions and answers
answer
5
FPGA: Verilog synthesis and Simulation - Open Source Appoach
Mar 22, 2022
answer
4
Is there any restriction on the maximum size of a SystemVerilog packed array?
Mar 12
answer
3
Guidelines for reducing levels of logic cells in FPGAs while using HDL operators in behavioral modelling
Mar 6
answer
2
The timing issue with FPGA, after synthesizing this code, the total hold slack is a negative number
Aug 9, 2023
answer
2
Getting an empty netlist after synthesis of I2C slave in Vivado
Aug 28, 2023
answer
2
How to convert floating point numbers to fixed point for use in a Verilog table?
Jan 31
answer
2
How do I initialise an Unpacked array in Verilog?
Feb 6
answer
2
How to indicate a constant to a surrounding module
Mar 13
answer
1
SystemVerilog Elevator FSM issues with conceptual design and translation to code
Sep 27, 2021
answer
1
Where do the procedural block etc. lie in Verilog timing region?
Feb 23, 2022