0
\$\begingroup\$

ESP-PSRAM64 uses a bidirectional QuadSPI interface at up to 133MHz. I am connecting this to an STM32 microcontroller. Normally I would use some series termination resistors at the source (e.g. for a high speed image sensor) but as it is bidirectional, both ends play the role of source at one time or other.

I am at the schematic stage so haven't yet tested hardware. Instead of series resistors, I have placed termination resistors (120R) between each data line (SIO0 - SIO3) and ground as well as between the clock line (SCLK) and ground. In layout I have placed these at the ESP-PSRAM64 end as there is more space there and it feels as valid as putting them at the STM32 end. I also expect the pin capacitance of the STM32 to be higher than that of the ESP-PSRAM64 making the ESP-PSRAM64 the better end to have these resistors at.

Schematic extract at the RAM end: Schematic Extract

Am I correct in thinking that these will work very well when the STM32 is sending data to the ESP-PSRAM64 and moderately well when the ESP-PSRAM64 is playing the role of source. In the latter case, I'm expecting it to be as good as series termination resistors as then won't stop the first reflection but will the second.

In reality the traces are short (about 40mm) so it's probably not too critical. I haven't length matched as the frequency isn't particularly high and they'll match to within about 8mm (~3ps or 1/300 clock periods).

Suggestions welcome please. How would you improve on this proposal? I haven't seen any schematics online of designs successfully using this part (ESP-PSRAM64). The closest I can find is SD card circuits, but they often need pullups to function.

\$\endgroup\$
1
  • \$\begingroup\$ If you want any serious feedback you should probably post the PCB layout. \$\endgroup\$
    – Lundin
    Commented Nov 8, 2021 at 15:33

1 Answer 1

0
\$\begingroup\$

I wouldn't use termination resistors unless you are 100% sure that your STM32 MCUS is able to access ESP-PSRAM64 with rise/fall times well below 100 ps, which I doubt it because each PSRAM64 pin of has an input capacitance of some pF.

Just keep your traces short.

ESP-PSRAM64 accepts clock rise/fall times up to 1.5 ns (see tKHKL), which is good.

\$\endgroup\$
4
  • \$\begingroup\$ Thanks Enrico, you happy the STM32 pins will be too slow to worry about from an EMC perspective as well? I expect so as they are so short anyway (40m), about 1/60 wavelength at 133MHz and the STM32 pins can't go much faster than that too. \$\endgroup\$ Commented Nov 8, 2021 at 16:03
  • \$\begingroup\$ It's not a matter of frequency. It's a matter of rise and fall times of both STM32 and PSRAM64. \$\endgroup\$ Commented Nov 8, 2021 at 19:56
  • \$\begingroup\$ Yes, sorry that's what I meant. The slew rate isn't very high so the harmonics won't be very large \$\endgroup\$ Commented Nov 8, 2021 at 20:20
  • \$\begingroup\$ If you keep traces short there won't be emissions because the wire antenna is not effective, it resonates above 10 GHz \$\endgroup\$ Commented Nov 8, 2021 at 21:13

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.