Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with intel-fpga
Search options not deleted
user 142183
A popular manufacturer of FPGAs (Field Programmable Gate Arrays) and CPLDs (Complex Programmable Logic Devices).
1
vote
Why would IO pins be tied to VCC or GND with 0 Ohm resistor on FPGA Dev Board?
The pinout sheet from Intel shows these to be generic I/O, no config or reference function (at least for these two, you will need to look up the other two also.) So ...
1.) They are simply for debug …
- 101
0
votes
Trying to find out the voltage threshold for input of a GPIO pin in an FPGA development board
Also, the final answer as to the input and output capabilities for each pin will be found in the project's .qsf file. Here you will find entries like:
set_instance_assignment -name IO_STANDARD "3.3- …
- 101