Skip to main content
Electrical Engineering
joshjones506's user avatar
joshjones506's user avatar
joshjones506's user avatar
joshjones506
  • Member for 3 years, 9 months
  • Last seen more than 2 years ago
Profile Activity
Stats
9
reputation
6k
reached
2
answers
2
questions
Communities
Badges
View all badges
This user doesn’t have any gold badges yet.
1
silver badge
5
bronze badges
Top tags
0
Score
2
Posts
50
Posts %
0
Score
2
Posts
50
Posts %
0
Score
2
Posts
50
Posts %
-1
Score
2
Posts
50
Posts %
-1
Score
2
Posts
50
Posts %
Top posts
question
1
Reducing the Number of Logic Gates in a NOR-driven 7 Segment Display
Mar 12, 2021
question
0
Verilog Simulation: 16 to 1 Mux Output High Z
Sep 4, 2021
answer
0
Verilog Simulation: 16 to 1 Mux Output High Z
Sep 4, 2021
answer
-1
Reducing the Number of Logic Gates in a NOR-driven 7 Segment Display
Mar 25, 2021