Electrical Engineering
Profile Activity
Meta user
Network profile
876
reputation
1
6
17

wjl

Apparently, this user prefers to keep an air of mystery about them.

10
answers
2
questions
~308k
people reached
  • Member for 8 years, 10 months
  • 105 profile views
  • Last seen Feb 7 at 1:54

Communities (59)

Top network posts

Top tags (23)

Score 43
Posts 6
Posts % 50
Score 5
Posts 1
Score 5
Posts 1
Score 2
Posts 2
Score 2
Posts 1
Score 2
Posts 1
View all tags →

Top posts (12)

All Questions Answers
Votes Newest
21 When is using latches better than flip-flops in an FPGA that supports both? Nov 5 '11
21 VHDL: Converting from an INTEGER type to a STD_LOGIC_VECTOR Jun 5 '11
17 std_logic or std_ulogic? Jul 29 '11
5 Is there a solution for converting printed schematics to spice netlists? Oct 10 '11
2 VHDL 2008 fixed and floating point type synthesis support? Sep 19 '11
2 How to convert a floating point number to integer, using VHDL? Jun 5 '11
2 Is there a common netlist format? Jun 9 '11
2 Atmel AVR32 UC3L Measured Power Aug 2 '11
1 How does Xilinx ISE determine compilation order? Jul 26 '11
1 What does a half-digit means in case of accuracy? Sep 20 '11
View all questions and answers →

Badges (24)

Gold

1

Rarest

Silver

6

Rarest

Bronze

17

Rarest

View all badges →