Electrical Engineering
user avatar
user avatar
user avatar
wjl
  • Member for 10 years, 11 months
  • Last seen more than a month ago
Profile Activity
Stats
972
reputation
364k
reached
10
answers
2
questions
Communities
View all
Badges
View all badges
1
gold badge
7
silver badges
17
bronze badges
Top tags
View all tags
50
Score
6
Posts
50
Posts %
4
Score
1
Posts
8
Posts %
4
Score
1
Posts
8
Posts %
2
Score
2
Posts
17
Posts %
2
Score
1
Posts
8
Posts %
2
Score
1
Posts
8
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
28
VHDL: Converting from an INTEGER type to a STD_LOGIC_VECTOR
Jun 5, 2011
question
23
When is using latches better than flip-flops in an FPGA that supports both?
Nov 5, 2011
answer
17
std_logic or std_ulogic?
Jul 29, 2011
answer
4
Is there a solution for converting printed schematics to spice netlists?
Oct 10, 2011
question
3
Atmel AVR32 UC3L Measured Power
Aug 2, 2011
answer
2
VHDL 2008 fixed and floating point type synthesis support?
Sep 19, 2011
answer
2
How to convert a floating point number to integer, using VHDL?
Jun 5, 2011
answer
2
Is there a common netlist format?
Jun 9, 2011
answer
1
How does Xilinx ISE determine compilation order?
Jul 26, 2011
answer
1
Is there a free cross-platform tool for pure digital gate-level schematic design and simulation?
Jul 26, 2011
Top network posts
View all network posts
163
How to run two commands with sudo?
52
C++11 lambda as member variable?
45
state machines and multiple states
27
Forcing bash to expand variables in a string loaded from a file
21
What' s the difference between <= and := in VHDL

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.