Skip to main content
Electrical Engineering
wjl's user avatar
wjl's user avatar
wjl's user avatar
wjl
  • Member for 13 years, 6 months
  • Last seen more than 1 year ago
Profile Activity
Stats
1,042
reputation
418k
reached
10
answers
2
questions
Communities
View all
Badges
View all badges
1
gold badge
8
silver badges
17
bronze badges
Top tags
View all tags
54
Score
6
Posts
50
Posts %
6
Score
1
Posts
8
Posts %
6
Score
1
Posts
8
Posts %
2
Score
2
Posts
17
Posts %
2
Score
1
Posts
8
Posts %
2
Score
1
Posts
8
Posts %
Top posts
View all questions and answers
answer
31
VHDL: Converting from an INTEGER type to a STD_LOGIC_VECTOR
Jun 5, 2011
question
24
When is using latches better than flip-flops in an FPGA that supports both?
Nov 5, 2011
answer
18
std_logic or std_ulogic?
Jul 29, 2011
answer
6
Is there a solution for converting printed schematics to spice netlists?
Oct 10, 2011
question
3
Atmel AVR32 UC3L Measured Power
Aug 2, 2011
answer
2
How to convert a floating point number to integer, using VHDL?
Jun 5, 2011
answer
2
Is there a common netlist format?
Jun 9, 2011
answer
2
VHDL 2008 fixed and floating point type synthesis support?
Sep 19, 2011
answer
1
How does Xilinx ISE determine compilation order?
Jul 26, 2011
answer
1
Is there a free cross-platform tool for pure digital gate-level schematic design and simulation?
Jul 26, 2011
Top network posts
View all network posts
172
How to run two commands with sudo?
60
C++11 lambda as data member?
47
state machines and multiple states
29
Forcing bash to expand variables in a string loaded from a file
24
What' s the difference between <= and := in VHDL