My task is to create a state table for a SR-Latch which is build with NAND-Gates.
My suggestion would be:
Would that idea be right?
My task is to create a state table for a SR-Latch which is build with NAND-Gates.
My suggestion would be:
Would that idea be right?