Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with verilog
Search options not deleted
user 241003
Verilog is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design, verification, and implementation of digital logic chips. Please also tag with [fpga], [asic] or [verification] as applicable. Answers to many Verilog questions are target specific.
1
vote
1
answer
900
views
Accessing same variables in Verilog on different clocks
I have a 50Mhz master clock clk and from that I have a derived baudClock clock which runs at 9600bps.
I have a transmitter module that I want to follow a state machine flow every baudClock.
The tran …
- 129
0
votes
1
answer
443
views
Verilog "bus switching"
Sorry I am not an expert with Verilog. I come from a software background.
I have RAM sharer/multiplexer that I am creating which can take "command requests" from 3 different sources (1. …
- 129