Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with sdc
Search options answers only
not deleted
user 51354
Synopsys Design Constraints (SDC) format is an industry standard to constrain integrated circuits for synthesis, timing, area, power etc.
1
vote
Accepted
SDC constraints for reusable component
You can specify SDC commands inside of your VHDL code with ALTERA attributes. … The PoC Library is using this to apply relative timing constraints for synchronizers:
architecture rtl of sync_Bits_Altera is
attribute ALTERA_ATTRIBUTE : string;
-- Apply a SDC constraint to meta …
- 3,977