Electrical Engineering
lousycoder's user avatar
lousycoder's user avatar
lousycoder's user avatar
lousycoder
  • Member for 3 years, 3 months
  • Last seen more than a week ago
  • India
Profile Activity
Stats
477
reputation
9k
reached
1
answer
19
questions
Communities
Badges
View all badges
This user doesn’t have any gold badges yet.
3
silver badges
11
bronze badges
Top tags
View all tags
0
Score
8
Posts
40
Posts %
0
Score
4
Posts
20
Posts %
0
Score
3
Posts
15
Posts %
0
Score
3
Posts
15
Posts %
0
Score
2
Posts
10
Posts %
0
Score
2
Posts
10
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
10
How were custom chips designed in the days prior to the arrival of FPGAs as hardware emulation devices? [closed]
Sep 12, 2021
question
9
How does the current processor technology with low clock rates (<10 GHz) deals with mmWave (>10 GHz) technology used in 5G?
Jul 7, 2021
question
2
How do I get more clarity on the meaning of "integration" in VLSI?
Sep 19, 2022
question
1
SSD lifespan is often expressed in terms of TBW (Terabytes Written), does that include read cycles?
Aug 19, 2021
question
1
Do wire/net type constructs in Verilog map to programmable interconnects/ switching matrix of FPGA?
Jul 26, 2022
question
1
How do I interpret DisplayPort blanking interval timing diagrams?
Aug 23, 2022
question
1
How do I easily create waveform for an expression having more than one signal inside an "if else" block in Vivado?
Oct 3
question
1
Navigating race condition in Verilog using blocking assignment
Oct 15
question
0
How do I visualize Verilog/HDL simulation?
Dec 10, 2021
question
0
Where do the procedural block etc. lie in Verilog timing region?
Feb 23, 2022

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.