Skip to main content
Electrical Engineering
Connor's user avatar
Connor's user avatar
Connor's user avatar
Connor
  • Member for 1 year, 9 months
  • Last seen more than a month ago
Profile Activity
Stats
399
reputation
14k
reached
1
answer
12
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
2
silver badges
10
bronze badges
Top tags
View all tags
0
Score
7
Posts
54
Posts %
0
Score
5
Posts
38
Posts %
0
Score
4
Posts
31
Posts %
0
Score
3
Posts
23
Posts %
0
Score
3
Posts
23
Posts %
0
Score
3
Posts
23
Posts %
Top posts
View all questions and answers
question
9
What's the difference between a power rail and a signal line?
Mar 1, 2023
question
6
Why is this CMOS implementation of XOR wrong?
Feb 26, 2023
question
3
How do you invert a section of a four bit wide signal in Verilog?
Jun 24, 2023
question
3
Are `call` and `return` usually instructions in a modern ISA?
Aug 23, 2023
question
1
Are \$V_{SS}\$ and ground the same in integrated circuits?
Mar 5, 2023
question
1
What's wrong with this CMOS implementation of XOR?
Mar 9, 2023
question
1
Why isn't my addition in Verilog overflowing?
Sep 4, 2023
question
0
What issues can floating nodes cause?
Mar 1, 2023
question
0
What types of power rail are there in an integrated circuit?
Mar 2, 2023
question
0
What does source follower mode mean?
Mar 10, 2023
Top network posts
View all network posts
16
How can I Implement Dropout in SciKit-Learn?
13
What's the Theory Behind Nudged Elastic Band?
11
Qualitatively, How do MEAM Potentials Work?
9
How should one choose the time step in a molecular dynamics integration?
8
Why can a model's SHAP values change on a new dataset?