How can I find Gate Delay for bit 1 of the sum by a 4-bit look-ahead carry adder?
\$\begingroup\$
\$\endgroup\$
6
-
\$\begingroup\$ Take the circuit diagram an find the logest path from that input to an output. \$\endgroup\$– Wouter van OoijenCommented Feb 24, 2015 at 16:50
-
\$\begingroup\$ google.co.in/… This is the diagram but i am not able to figure out can you explain me? \$\endgroup\$– Rohit GulabwaniCommented Feb 24, 2015 at 16:58
-
\$\begingroup\$ I have seen the diagram C1 is found after 3 gate delays and then to find S1 1 more delay will add. So the answer to this will be 4 gate delays. Am i right? \$\endgroup\$– Rohit GulabwaniCommented Feb 24, 2015 at 17:11
-
1\$\begingroup\$ I dunno, because you did not show (liked to) a gate-level circuit of the adder you refer to. Without such a circuit the question can't be answered. (But I very much doubt 4 is the correct answer.) \$\endgroup\$– Wouter van OoijenCommented Feb 24, 2015 at 17:56
-
\$\begingroup\$ @WoutervanOoijen I sent the link in the comment. The first full adder will give C1 so find C1 the first adder will take three delays and then as the second full adder gets C1 it will find S1 in one delay so the net delay will be 3+1=4. If you know this then please correct me. \$\endgroup\$– Rohit GulabwaniCommented Feb 24, 2015 at 18:01
|
Show 1 more comment
1 Answer
\$\begingroup\$
\$\endgroup\$
7
You want to take the internal logic for a 4-bit adder with look-ahead carry, such as the 74HC283:
and then count up the longest possible gate delay for S2, or bit 1 (I get 6).
-
\$\begingroup\$ sir i need to find for S2 from your diagram as LSB in my case is zero. \$\endgroup\$ Commented Feb 24, 2015 at 18:23
-
\$\begingroup\$ Thank You sir i think i got it. So the final answer for S2 will be 6. \$\endgroup\$ Commented Feb 24, 2015 at 18:27
-
\$\begingroup\$ The maximum path from A2 or B2 to S2 is 5 (I was using S3 before, which was 6). The maximum from A1 or B1 to S2 is 6. \$\endgroup\$– tcrosleyCommented Feb 24, 2015 at 18:28
-
\$\begingroup\$ So what is the one i need to consider if i am asked the question gate delays occur in computing bit1 of the sum by a 4-bit look-ahead carry adder?LSB being 0. \$\endgroup\$ Commented Feb 24, 2015 at 18:30
-
\$\begingroup\$ If you are referring to input bit 1 (A2/B2 in the diagram), then answer is 6, from A2/B2 to S3. If you are talking about output bit 1 (S2 in the diagram), then you are also talking maximum of 6 (A1/B1 to S2). If you are talking both input bit 1 (A2/B2) to output bit 1 (S2), the answer is 5. \$\endgroup\$– tcrosleyCommented Feb 24, 2015 at 18:36