How to calculate the number of (CMOS inverter) buffer stages to drive capacitive load? In my case, I am driving a 1nF capacitive load with CMOS (inverter) buffer with the digital signal having an amplitude of 0-5V, and 1Mhz frequency.
rise time is 5ns.
Thanks.