All Questions
1 question
-1
votes
1
answer
101
views
How should this code look like in verilog?
I am designing an ALU to add at state 000, I have to assign control signals for a mux, carry in, and operands so that it works. so, i wrote an if statement in the controller module, and the TA told me ...
- 201