Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with ddr
Search options not deleted
user 103599
Double Data Rate describes a computer bus that transfers data on both the rising and falling edges of the clock signal. Often used to describe SDRAM access.
1
vote
Moving a large dataset from the PS to PL on a zynq device?
The interconnect between the Processing System and Programmable Logic is limited by the bus width of the AXI interface.
It sound like you are looking for a way of passing a buffer directly from softw …
- 532