Questions tagged [zynq]
Zynq is a range of programmable SoCs from Xilinx, that integrate an ARM-based processor and an FPGA fabric.
69
questions
0
votes
0
answers
101
views
What tool is required to implement data transfer between PS and PL of Zynq 7000 SoC?
I am new to embedded programming. I undetstand a little bit what Vivado and Petalinux does. But I would like to how exactly I can use Vivado and Petalinux to perform data transfer between ...
- 147
0
votes
0
answers
46
views
ping with lwIP library Xilinx GTR with dp83867 TI PHY
I am working with Xilinx Zynq ultrascale+ , that is built around custom board. In this board I have 3 gems -gem0..gem2 that are connected to DP83867IS PHY.
in addition, my system is working in SGMII , ...
- 11
0
votes
0
answers
16
views
An rcu_preempt detected stall on Embedded Linux bootup due to USB device tree?
I have a custom board with a Xilinx ZynqMP Ultrascale+. The board is similar to a ZCU106 but it has two USB ports. The ZCU106 has one.
When first attempting to get USB1 to work - which is the second ...
- 73
0
votes
1
answer
63
views
DAC DDR Interface with Vivado and Zynq7000
i need to connect a dual-channel DAC (AD9117) to a Zynq 7000 FPGA. The DAC has a DDR Interface, on which the Data for Channel 1 is clocked on the rising edge and the data for channel 2 on the falling ...
- 21
7
votes
3
answers
899
views
VHDL rising_edge on 1Hz GPS input
The FPGA project I am working on requires events within an FPGA to be triggered off a 1Hz PPS coming from a GPS module. I have sampled this pps and then tried implemented logic triggered by this ...
- 71
0
votes
0
answers
97
views
How to use Zynq to program STM32 MCU?
I have a custom Zynq board. I need to use this board to program the STM32.
The binary of STM32 will be stored on the Zynq board. How can this be done?
I am assuming jtag/swd but not sure how to do it.
- 1
5
votes
4
answers
837
views
Is it possible to use basic networking on an FPGA without an OS?
I need to set up networking (just a basic echo server) on an FPGA board (ZYNQ Ultrascale+) using only the PL side. The end goal is to DSP a large amount of data coming from a receiver through ethernet....
- 61
0
votes
1
answer
75
views
Zynq PS_SRST pin is not connected in my design - can I still avoid locking the device down?
Unfortunately our board design is missing the PS_SRST pin connection on our Zynq XC7Z045 device - it is not connected (not pulled high or low). As a result the device is (apparently) entering lock ...
- 1
0
votes
1
answer
49
views
vivado HLS or SDsoc for use openCV
I want to do an image processing by openCV on FPGA . But I do not know if I should use the SDsoc method or the vivadoHLS method. The size of the images I am going to process is large and I want to ...
- 1
0
votes
0
answers
599
views
Power Consumption for DDR3L SDRAM IC's
Designing a board that will utilize some DDR3L memory for the first time and looking to gain some confidence in some steps I've assumed/taken so far.
I plan to use two 4Gb SDRAM IC's (MT41K256M16TW-...
- 153
0
votes
0
answers
108
views
How many DDR memory chips can be connected to Zynq UltraScale+ MPSoC ZCU104
I have a question regarding Zynq UltraScale+ MPSoC: how many DDR RAMs can be connected to the ZU7EV device, including both PS and PL banks ?
Here is the link for TRM.
- 1
0
votes
2
answers
234
views
JTAG ID to differentiate similar devices
Is there a reasonable way to identify different boards with the same parts through JTAG? I have a family of boards that all have the same Zynq CPU but various hardware configurations. I'd like to be ...
- 285
0
votes
1
answer
272
views
Trying to use 5 registers in Xilinx's AXI Lite interface
I have an IP for Digilent's Zybo Z7-20 which segments the image. The segmentation is done based on histogram. The segmentation module takes 4 32-bit wide inputs which contain the threshold values. In ...
- 9
0
votes
0
answers
385
views
Direct Access to Ethernet port via FPGA on Pynq-z2 board
I am using the pynq board for developing FPGA code for an application. For communication with the PC I am using the ethernet port given on the pynq board. By default the ethernet port is configured to ...
- 354
1
vote
1
answer
114
views
How to encrypt Bitstream on RedPitaya board?
I have developed my own bitstream for the RedPitaya SDRlab 122-16.
I wonder if it is possible to encrypt the bitstream.
I already know that I need to set a .bin file including the software counterpart ...
- 11
0
votes
1
answer
194
views
Xilinx Zynq7k 020 linux, error when compiling u-boot
I get the following errors when compiling u-boot (SoC Zynq7k 020)
What I did:
git clone https://github.com/Xilinx/u-boot-xlnx.git
...
- 111
0
votes
1
answer
843
views
Zynq block design : beginner's questions [closed]
I am a beginner and trying to create a zynq block design using ZedBoard. I have added Zynq from IP catalogue and run it using Designer Assistance + connect two port (M_AXI_GPO_ACLK and FCLK_CLKO):
...
- 15
0
votes
1
answer
107
views
Powering Zynq-7000 from 28VDC
I need to power a Zynq-7000 chip from a 28VDC bus. The chip requires a few different voltage rails, 3.3V being the highest and the core voltage of 1.0V being the lowest. Current will be approx. 2.5A ...
- 105
0
votes
0
answers
295
views
How do I diagnose problems with serial port communication between a PC and a Blackboard?
I am trying to write an application that runs on a Blackboard and it is supposed to send/receive characters to/from the PC COM port. The application on the PC is Xilinx 'Visits Serial Terminal'.
In ...
0
votes
2
answers
413
views
AXI Stream write and read not synchronized
Searching "hls axi dma" on this site gives a few related issues but none of which I can use to fully deduct a solution for my problem.
My code generates "random" output on IO1 and ...
- 127
0
votes
1
answer
34
views
Changing the value of a PL SelectIO pin with the PS
Using the Zynq architecture,
Is there a way to tie a PL SelectIO pin directly to memory address shared by the PS and the PL ?
Let's say address 0x000FFFF holds a std:vector 0101
I want PL selectIO ...
- 5
0
votes
1
answer
98
views
Vivado Zynq DMA unconnect automically generated AXI-Lite interface from AXI Interconnect?
I am trying to initiate a MM2S stream read from the programmable logic of a Zynq board. I have inserted the AXI DMA IP, and intend to use the AXI-Lite interface on it to program the registers in the ...
0
votes
1
answer
129
views
AD7626 interfacing with Zynq or Kintex
I want to connect an AD7626 with a Zynq FPGA or a Kintex. Which bank should I choose?
Let say the for case
Chosen Zynq FPGA has only HR bank
Kintex has HR and HP bank.
How should I choose a bank ...
1
vote
2
answers
278
views
Why is retimer circuit provided for HDMI TX lines?
I am exploring a Zynq ultrascale+MPSoC design. While looking at the reference design of XCZU9FFVB1156 SOC evaluation board, in the HDMI interface there is a retimer IC in the transmitter side of Bank ...
- 47
0
votes
0
answers
449
views
Embedded system - copying data from flash to RAM
This question uses some Xilinx-specific terminology.
I'm currently working with a Zynq Ultrascale+ MPSoC (CPU + FPGA in same package). I'm using a QSPI flash chip to hold the CPU configuration code, ...
- 1,167
0
votes
1
answer
137
views
Selection of fastest speed grade of Zynq in Vivado
I would like to make an implementation in Vivado using a Zynq z7030. I see that there are about 32 possible zynq's available. I would like to know which one of them is the fastest (if that can be said ...
- 101
0
votes
1
answer
68
views
ADC conversion rate
I have an ADC which is part of the Zynq-7000 SoC. For details please see the attached datasheet. I need to asses whether this ADC is appropriate for my application (measurement of stator currents in ...
- 1,061
0
votes
1
answer
2k
views
How to control AXI DMA and/or BRAM cores in a ZYNQ
I am trying to produce a sine wave using the DAC of a ZYNQ board (red pitaya). It is important that I have accurate control over the phase of the signal that I am producing.
I would like to do this ...
2
votes
3
answers
818
views
External clock with Arty Z7 FPGA development board
I have a digital audio source that is basically I2S. I need to run the FPGA at the exact clock as the I2S provides. I've got four such inputs required, but I am assuming that the clocks are the same.
...
- 73
2
votes
1
answer
785
views
Software Driver for custom AXI-stream IP in Xilinx SDK
I created an IP (say 'myip') using HLS with AXI-stream input and output. After connecting the IP to Zynq and exporting the bitstream to SDK, header file xmyip.h got generated which had functions like "...
- 803
1
vote
1
answer
325
views
How fast is L1 cache of ARM Cortex-A9 in Xilinx Zynq-7000 FPGA?
I consider writing a small program for the ARM Cortex-A9 in the Xilinx Zynq-7000 FPGA, so the program will be small enough to fit into the 32 KB L1 instruction cache. The data will also be less than ...
- 561
1
vote
2
answers
297
views
Booting the processor on a Xilinx Zynq 7000 before the logic
I am testing some code on an Xilinx Zynq 7000 and I need to be sure that the processor will boot up before the logic does. After reading through some of the manual it seems that this may be the ...
- 19
0
votes
1
answer
432
views
Why is 7:1 video serialization required?
I am trying to migrate portions of a ZYNQ design from one platform to another. Part of the project is based on Avnet's ALI3 touchscreen kit. From the docs:
The 7-inch Zed Touch Display Kit includes ...
- 1,094
0
votes
0
answers
185
views
How does one change Vivado IP signal types?
The Xilinx IP block called Utility Buffer allows the designer to convert one single-ended signal to a differential signal pair (among other things).
However, the block expects the input and output ...
- 1,094
3
votes
1
answer
4k
views
gcc __attribute__ section not working?
I'm working on a Zynq Ultrascale+ MPSoC and trying to play around with the on and off chip memories. In the following program, I'm trying to place only variable 'x' into OCM (on-chip-memory) where ...
- 1,167
1
vote
3
answers
513
views
Shared or separate SPI buses for peripherals in a PCB?
I have four SPI-controlled chips which I want to control from Zynq-7020 via an FMC LPC connector. Each chip/device requires an SCLK, MISO, MOSI and CS line.
I'd like to give each device their own ...
- 121
1
vote
1
answer
694
views
Vivado: Reset signal flagged as primary clock by Timing Constraints Wizard?
I inherited an FPGA design (Avnet MicroZed PCB) that does not meet timing. I have found that many of the design constraints are missing, and I am in the process of trying to properly implement the ...
- 1,316
1
vote
1
answer
531
views
How to increase memory on the FPGA board?
Situation
I'm running a driver code driver.cc on the FPGA board (PYNQ-Z1) but it gives an error in the middle of the code where the code calls to ...
- 137
1
vote
1
answer
3k
views
2D convolution on 32x32 grayscale image on FPGA using verilog for inference of CNN
I am new to the world of convolutional neural networks and would like to implement a 2D convolution operation using the sliding window approach on a xilinx FPGA. The input to the image is a 32x32 ...
- 65
0
votes
1
answer
568
views
Vivado "Export hardware" packs unknown bitstream
We have a Zynq project in Vivado 2017.4. I can generate the bitstream, in proj/proj.runs/impl_1/mybitstream.bit.
Then I want to import that configuration to my ...
- 101
2
votes
1
answer
2k
views
Non-coaxial 50 ohm cable for LVDS
I'm looking to configure a Xilinx Zynq-7000 custom board with LVDS receivers according to the following diagram.
In my setup, the 'IOB' on the left represents an LVDS driver from a radar receiver and ...
- 1,167
2
votes
2
answers
1k
views
Xilinx ZYNQ/ARTIX7 Invert Clock without inducing skew
For HDL design I'm currently developing for a zynq SoC, I need to invert a clock signal because of a swapped differential pair on board level.
Using "NOT" to invert adds a LUT in the path and as ...
- 23
3
votes
2
answers
380
views
Can a heatsink protect a PYNQ-Z1 board from damage? If so, which one should I use?
I'm going to purchase a PYNQ-Z1 FPGA development board from Digilent (Link: https://store.digilentinc.com/pynq-z1-python-productivity-for-zynq/). However, some of the comments on the linked page say ...
- 31
1
vote
1
answer
654
views
Vivado Video IPs not working as expected
I've been trying to understand how to utilize AXI-Stream IPs for Video processing and display via VGA for a few days now, but can't seem to get any circuit to work. Here is a test circuit I created:
...
- 121
0
votes
3
answers
752
views
Connect to Xilinx Zynq 7030 via JTAG connection?
Imagine you are trying to write Bare Metal applications on a Xilinx Zynq 7030 board.
Since burning sd cards all the time gets tiresome, you want to establish a JTAG connection. You get a JTAG HS3 ...
- 103
1
vote
2
answers
522
views
Using Memory values in Verilog / VHDL
In Xilinx Vivado IP integrator, I want to create a custom building block. The block need to be able to access the memory space (possibly external RAM) by itself.
The target function of the block can ...
- 11
1
vote
2
answers
1k
views
HDMI (ADV7511) Output Design on Zynq zc702
I am relatively new to embedded systems, so please forgive my ignorance. I am attempting to build a hardware design in Vivado which supports console output on HDMI, using the Zynq ZC702 running ...
- 41
0
votes
1
answer
207
views
SoC Digital Output Rise Time
I'm interested in calculating series termination resistors for my communication lines for a system I'm designing based on the Zynq-7000 SoC. The system runs on a 33 MHz clock but I'm sure the ...
- 23
1
vote
2
answers
273
views
Dynamically configure FPGA from the ARM core?
I'm bootstrapping a new stand-alone, network-attached project based on an FPGA. The target chip is from the Xilinx Zynq UltraScale+ series.
The architecture I'm thinking of is:
All the network stack ...
- 113
0
votes
1
answer
131
views
What Happens if a Device Is In a Device Tree but Not Physically Present
Probably a very newbie question:
I have a Zynq 7100, zc706 board. I am playing around with the ARM Processing System with Xilinx's PetaLinux distro. What would happen if I added a device to the ...
