Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with logisim
Search options answers only
not deleted
user 194393
Logisim is software for designing simple and advanced logic circuits such as RAMs, Registers, CPUs, etc.
0
votes
Help making a adder/subtractor on Logisim
When you calculate the two's complement of 1000 you get 1000. The range of possible signed integers with 4 bits is: -8 to 7.
When selecting the subtract option, the largest positive number in the in …
- 9,638
2
votes
JK flip-flop in Logisim
Can somebody help me find the problem
Logisim does not model gate delays.
Logisim is not appropriate for this kind of simulation which requires gate delays to provide the expected results. …
- 9,638
3
votes
Why is my Logisim circuit output xxxx?
Your AND and OR gates have floating inputs. Change their configuration to 2 inputs:
Also note that the adder and subtractor need a carry in input and, as Mat noted in the comments, the connection to …
- 9,638
1
vote
3-bit subtractor using full adders in logisim. Store results in a d-flipflop
Assuming the problem to be fixed is the bit length mismatch, you need to select each adder and change the "Data Bits" to one:
- 9,638
4
votes
Why is this NAND gate not turning on with both inputs off?
Logisim (original or evolution) doesn't simulate the signal propagation with delay. Anything more complicated than SR latches may not work, as you have seen. …
- 9,638