Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with sdc
Search options not deleted
user 319475
Synopsys Design Constraints (SDC) format is an industry standard to constrain integrated circuits for synthesis, timing, area, power etc.
2
votes
1
answer
459
views
FPGA-centric timing constraints
I have designed an MMC slave on an FPGA that will interface with many different MMC masters with many different trace lengths, etc.
Most of the timing constraint documentation on how to constrain FPGA …
- 21