I'm working on understand ADC specifications a little bit better and I'm stuck on the topic of settling time.
I'm reading an App Note from Texas Instruments which talks about the settling time of the switched capacitor in the input of a ADC.
However for some reason I cannot quite understand, they talk about settling to within 1/16th of an LSB in the acquisition time to get some required accuracy figure.
The required input time constant must be small enough to be within the given ADC analog input sampling time (Ts) for the desired accuracy. In the case given in Section 4, 1/16 LSB was chosen to give an error of not more than 6.25%.
This is the bit I'm having trouble with:
- How does 1/16 LSB get you to 6.25% error.
- Surely as long as the input caps settle to within 1 LSB then you can't get more accurate than that?