All Questions
2 questions with no upvoted or accepted answers
0
votes
0
answers
270
views
Turn a positive clock edge into a negative pulse to make a 74LS170/670 register file synchronous
This is a follow-up o Why did they make the 74x170 (670) register file asychronous, no CLK input?.
I want to use that "register file" for my project, but I need to make it behave properly as a ...
- 1,669
-3
votes
1
answer
1k
views
How to implement a negative edge triggered D Flip Flop (Master Slave Configuration)?
Can you please post a picture of the implementation of such flip-flop at logic gate level? How can I easily change a positive edge triggered D Flip Flop to a negative edge? Also, how will the truth ...
- 1