Skip to main content
Search type Search syntax
Tags [tag]
Exact "words here"
Author user:1234
user:me (yours)
Score score:3 (3+)
score:0 (none)
Answers answers:3 (3+)
answers:0 (none)
isaccepted:yes
hasaccepted:no
inquestion:1234
Views views:250
Code code:"if (foo != bar)"
Sections title:apples
body:"apples oranges"
URL url:"*.example.com"
Saves in:saves
Status closed:yes
duplicate:no
migrated:no
wiki:no
Types is:question
is:answer
Exclude -[tag]
-apples
For more details on advanced search visit our help page
Results tagged with
Search options not deleted user 38335

About designing the boards which carry the components of an electronic circuit, including placement of parts and routing of traces. For questions about getting them built instead use PCB-fabrication. If your question is specific to a certain CAD tool, say which tool and version you are using.

2 votes
Accepted

Incorrect drill diameter for Molex 5569 Mini-Fit Header library in Cadsoft Eagle?

The quick answer is that you should use the manufacturer's recommendation of 1.8mm hole size, unless you have a pressing reason not to. This is the finished hole size. Eagle refers to this as the "d …
bitsmack's user avatar
  • 17k
2 votes

Fiducial design

The other answers are excellent. In addition, it is common practice to put a feature in the solder paste layer that matches the fiducial's copper layer. This is to assist aligning the solder stencil o …
bitsmack's user avatar
  • 17k
3 votes

PCB routing T joint alternative

You can probably get away with 90-degree intersections until you need really thin traces or are routing rf signals. However, this is considered bad practice and I recommend avoiding it. The other ans …
bitsmack's user avatar
  • 17k
1 vote

Quick jump from component in Schematic to Layout in Eagle

You are looking for the "Show" command. Its icon looks like an "eye". Click on the Show button (the "eye"), then click on a part in the schematic. It should become highlighted. Now look at the layo …
bitsmack's user avatar
  • 17k
1 vote

Connecting two nets in Eagle

Janka's suggestion of zero-ohm resistor (or jumper) is a good one. If, for some reason, you don't want to do that, I've seen people draw a copper rectangle on the PCB which overlaps both nets. This w …
bitsmack's user avatar
  • 17k
2 votes

What PCB Plating do I need to use Exposed Copper Pads with Pogo Pins?

That's a lot of connection cycles! In that case, in addition to the plating, it is important to choose the correct pogo pins. A simple sharp point will eventually wear through the plating. The rounde …
bitsmack's user avatar
  • 17k
7 votes
1 answer
560 views

Limited blind via pairs - Use for power or for signal?

I'm working on a PCB with 0.4mm WLCSP's and 0201 discretes. It will have components on both sides. The routing is very tight; I can't use a simple plated through hole ("PTH") design. I'd like to avoi …
bitsmack's user avatar
  • 17k
4 votes
1 answer
641 views

How to prevent tombstoning using via-in-pad with small SMD discretes

My current project is using via-in-pad technology for BGA chips. They are proper VIPs: filled with conductive material and planed flat. I would also like to use these VIPs for my discrete decoupling c …
bitsmack's user avatar
  • 17k
6 votes
2 answers
1k views

Decoupling with multiple caps per pin. Which should be closest?

I have an Ultra Wide Band transceiver with an internal power amp. This PA has two input pins for Vdd. According to the manufacturer, each of these pins should be decoupled with three caps; 10p, 330p …
bitsmack's user avatar
  • 17k
29 votes
4 answers
9k views

At what frequencies does PCB design get tricky?

I have designed many mixed-signal PCB's where the highest-frequency component is the microcontroller's crystal oscillator itself. I understand the standard best practices: short traces, ground planes …
bitsmack's user avatar
  • 17k
11 votes
Accepted

How to do Jumperless Jumpers?

I just saw this neat trick on a development board. You can design the PCB with pads close together, and connect your traces like so: Then, melt a blob of solder onto the pads, creating a short whe …
bitsmack's user avatar
  • 17k
8 votes
2 answers
1k views

Should I keep the decoupling capacitor's vias isolated from ground fills?

I'm finishing up a PCB layout which contains a 6.5 GHz ultra-wideband transceiver with a chip antenna, an ARM controller running at 72 MHz with a 12 MHz crystal, a 16 MHz SPI bus with 3 peripheral com …
bitsmack's user avatar
  • 17k
3 votes
Accepted

In OrCAD PCB Designer how do I get the trace width of a signal

The information displayed by OrCAD depends on your current "Application Mode" ("general", "etch", "placement", etc) and the options you have selected in the "Find" dialog. This is difficult to explai …
bitsmack's user avatar
  • 17k
0 votes
2 answers
2k views

How can I tap into and measure this rf frequency?

I'm new to rf design, although I'm learning rapidly. I've designed a PCB which uses an ultra-wideband (UWB) transceiver. The center frequency is selectable between 3.6GHz and 6.5GHz, with 500MHz ban …
bitsmack's user avatar
  • 17k
2 votes
Accepted

Placing covered vias routing signals under microcontroller termal pads

I would recommend against this, for at least two reasons: The thickness of soldermask varies, but it averages about 0.5 mil (0.0127mm). This doesn't seem like much, but it will cause a gap undernea …
bitsmack's user avatar
  • 17k

1
2 3 4 5
15 30 50 per page