All Questions
Tagged with ise constraints
3 questions
1
vote
1
answer
267
views
Use SDC format for timing constraints on Xilinx CPLDs
Due to the chip shortage, I'm trying to perform timing analysis of an existing CPLD design for a number of alternative chips from different manufacturers.
I have existing hardware description source ...
- 3,010
0
votes
1
answer
172
views
SDC constraint inside Xilinx ISE
Inside ISE timing constraint editor window, which following sub-section shall I use set_clock_group to solve the STA setup timing violation path #1 due to cross-clock signal ?
- 423
1
vote
2
answers
1k
views
How to get a default UCF file of Xilinx Virtex-5 XC5VLX110?
How to get a default UCF file of the Xilinx Virtex-5 XC5VLX110?
It doesn't seem to be anyhere. If I have to make it by myself, would you let me know how to ...
- 619