VHDL Assignment Statement

Question

In my ASIC book they are developing a state machine, and they have a statement like:

 Shift <= '1' when State = S else '0';

However in my project I have multiple states that have the same output being required to turn on so is it possible to write VHDL like this:

 Shift <= '1' when State = S OR State = E OR STATE = Q else '0';

Or do I have to assign Shift for each of my states?

alexan_e · Accepted Answer · 2014-02-12 12:18:57Z

2

Yes that is doable

Shift <= '1' when ((State = S) OR (State = E) OR (STATE = Q))
             else '0';

answered Feb 12, 2014 at 12:18

alexan_e

11.2k1 gold badge30 silver badges62 bronze badges

\$\begingroup\$ The parentheses are unnecessary; the code in the question was already correct. \$\endgroup\$
– user16324
Commented Feb 12, 2014 at 14:35
1

\$\begingroup\$ @BrianDrummond I think it's a good habit to parenthesize conditions in any "programming" language, it makes things much clearer. \$\endgroup\$
– alexan_e
Commented Feb 12, 2014 at 14:48
1

\$\begingroup\$ @alexan_e: although some take the view that excessive parens are less clear... I would certainly remove the outer parens \$\endgroup\$
– Martin Thompson
Commented Feb 12, 2014 at 16:34

Add a comment |

1 Answer 1