Skip to main content

All Questions

Filter by
Sorted by
Tagged with
2 votes
1 answer
569 views

Program counter updating in a single-cycle ARM processor

This picture is from the book Digital Design and Computer Architecture: ARM Edition. It implements the LDR instruction. I have one question: R15 is supposed to be PC+8. In the picture, is R15 ...
user394334's user avatar
4 votes
1 answer
2k views

Are processor instruction sets royalty free? (e.g. ARM v9, x86)

I asked a general question on Law SE with one example (ARM) and for that example, I was directed to What exactly does ARM sell to vendors?. I've read that QA that ARM sells actual core designs. I've ...
Martian2020's user avatar
0 votes
2 answers
393 views

Difference between ARM7 and intel i3, i5 & i7 processors

I am just starting out on a journey to understand microcontroller and microprocessor design. Have read briefly on their differences (ARM7 and Intel i3, i5 & i7). Couldn't find any information on ...
user435715's user avatar
1 vote
0 answers
145 views

DMA SPI performance

I am currently writing an SD card driver for a Microcontroller using SPI and DMA. The SPI has a FIFO that can store 4 data values from the data register which has the capable of storing 32 bit. But it ...
Jimmy's user avatar
  • 11
1 vote
1 answer
727 views

Cortex-M3, Code region vs SRAM/RAM

In the ARM Cortex-M3 processor core, the memory map contains: a Code region, SRAM and a RAM. What makes the use of the code region different than the other memories? In addition, what is the nature of ...
Lavender's user avatar
  • 527
2 votes
3 answers
617 views

how to determine architecture core detail of ARM11 processor

I'm cross-compiling for an embedded Linux board, based in BCM5892 ARM11 processor. I need to know about architecture detail of this processor(‘armv6’, ‘armv6j’, ‘armv6k’, ‘armv6kz’, ‘armv6t2’, ‘...
Mahmoud Hosseinipour's user avatar
-4 votes
1 answer
102 views

Where to study Cortex R architecture? [closed]

I am interested to study Cortex-R architecture but I cannot find its details online. Is it proprietary detail or should I ask for this information from arm.com? Obviously I am not looking for the ...
alt-rose's user avatar
  • 1,489
3 votes
2 answers
90 views

Why is the cache size identification register on ARM CPUs accessible from privileged modes only?

Is there any logical decision making behind this, to my understanding it exposes only the same information as CPUID instruction from x86 so why is it only made accessible to EL1? Is this in some way ...
Matt's user avatar
  • 131
5 votes
1 answer
16k views

How does the BSRR register work?

On the GPIOs of some ARM-based microcontrollers, you are given a register BSRR which you can write to to perform atomic changes in a ports output register. For ...
Taako's user avatar
  • 428
0 votes
1 answer
55 views

Minimal components for arm A9 dev board

If someone wanted to make a barebones dev board, what is needed to get an a9 processor running? Is it reasonable for a school project or will attempting to route the ddr memory and getting it ...
FourierFlux's user avatar
-1 votes
2 answers
939 views

Difference between MIPS and ARM datapaths [closed]

I have just learnt simplified five stage pipelined MIPS architecture in the class. I am reading other Instruction Set Architectures (ARM currently) and found some differences between ARM and MIPS. ...
azhar baloch's user avatar
-1 votes
1 answer
632 views

ARM architecture question [closed]

What is the role of marked area? Where is the address going? Also shouldn't there be an arrow from instruction decoder leading somewhere? I know basics of comp arch and know am aware of program ...
Chirag Gupta's user avatar
0 votes
1 answer
1k views

ARM7 Memory model (Flash, SRAM, registers. ...) [closed]

I ma newbie in ARM world. I am have basic background working with AVR controllers. AVR has separate physical memory blocks (like EEPROM, FLASH, Data). It is very ...
fyfdzbgz's user avatar
37 votes
5 answers
7k views

What exactly does ARM sell to vendors?

Assumptions: Computer architecture: Describes how the different modules of a processor interact with each other. A computer architecture is defined using vhdl ...
aiao's user avatar
  • 541
7 votes
4 answers
7k views

Are the instructions fetched from RAM or ROM in an ARM micro-controller?

In many tutorials regarding ARM CPU registers, the instruction register is mentioned in such way: "Register R15 in ARM micro-controller is the program counter and it points to the next instruction to ...
user16307's user avatar
  • 12.2k