Questions tagged [mips]
MIPS is a reduced instruction set computer (RISC) architecture that has both 32 and 64-bit variants. The technology is often licensed as IP cores to manufacturers. The Microchip PIC32 series is an example of a common microcontroller based on the MIPS M4K core and several FPGAs include a MIPS microprocessor.
118
questions
0
votes
1
answer
43
views
Alu Control output not return 010 for Addi instruction
I'm currently working on a project for a MIPS Datapath Simulation website. The project aims to demonstrate how instructions work. I've implemented the Alu Control Unit using the combinational logic ...
0
votes
0
answers
21
views
Entering memory adresses into a direct mapping cache
I have been given the following problem:
A computer CPU generates the following adresses in 8 bit binary form: 91, B3, 70 etc. The computer has direct mapping cache that can store 64 words and 8 words ...
1
vote
1
answer
40
views
Seeking clarification on equation used in MIPS assembly problem
I'm currently studying MIPS assembly code, and I'm having trouble understanding the solution for question (b) of a particular problem. I was hoping someone could help me clarify a specific part of the ...
- 11
0
votes
1
answer
78
views
Why do we need stalls even if branches can be determined?
I am learning about pipelining and was reading about control hazards from the book Computer Organization and Design: The Hardware/Software Interface (MIPS Edition). There is a paragraph in the book (...
- 103
0
votes
0
answers
228
views
Help with Register File Implementation on Logisim
I'm currently working on an assignment that involves implementing a register file with 2 read ports and 1 write port on Logisim. I've made some progress but I'm struggling with a few questions and ...
0
votes
0
answers
27
views
Cache Configuration for MIPS Processor
I am having trouble figuring out the tag, set, and byte offset fields for a 32-bit MIPS processor with the following cache configurations:
(a) A direct mapped cache with capacity 8192 bytes and block ...
- 1
0
votes
0
answers
125
views
Help needed with solving MIPS jump instruction encoding question
I am currently working on a project that involves understanding the encoding of MIPS assembly instructions and I am struggling with a question that I hope someone here can help me with.
The question ...
- 1
1
vote
0
answers
42
views
How to solve pipeline hazards using stalls?
So, I have the following code, which should run on a five-stage pipeline (Fetch, Decode, Execute, Memory, Write). Now, we need only to consider read-after-write data dependencies and find the total ...
1
vote
0
answers
23
views
Can we calculate leakage power after synthesis at the architectural level power analysis itself?
As I understand it, leakage power depends after implementation and not on the architectural level itself.
When I report power after synthesis in Vivado I get even the leakage power. Is this possible ...
- 111
1
vote
2
answers
709
views
How is sll implemented in MIPS?
I don't understand how MIPS would implement the sll (shift left logical) instruction using the hardware present in its ALU as shown in the diagrams below. Would ...
- 536
0
votes
0
answers
164
views
What pitch is 14-pin header adapter
the device PCB have serial console port header and 14-pins test points right next it.
It marked as J303, J304. The device processor is MIPs based, so I assume that could be a 14-pins MIPS JTAG header. ...
- 181
1
vote
1
answer
3k
views
Store byte instruction in RISC-V assembly
I have a short snippet of RISC-V assembly that I'm having trouble understanding. I'm not sure if I'm interpreting the instructions wrong, from my interpretation it seems as if the branch (BNE) will be ...
- 13
3
votes
2
answers
287
views
How can I fix delay between Instruction and Program Counter?
I am designing the MIPS processor, this includes Data Memory and Instruction memory for testing.
I had a problem with IM synthesis covered in this question (How to make a synthesizable Instruction ...
- 33
1
vote
0
answers
155
views
How much faster is the ideal machine without the memory structural hazard versus the machine with the hazard?
I am learning computer architecture and organization. I have the following doubt. Given below is a question along with its solution but I think that the solution is wrong. You can see the question ...
- 385
0
votes
0
answers
105
views
C code to MIPS (offset)
Suppose $t0 stores the base address of word array, $s0 is associated with position, and $s1 is associated with offset.I have to convert the following program segment into Assembly and write down the ...
- 1
2
votes
1
answer
127
views
Doubt in pipelining forwarding in MIPS
I am fairly new to computer architecture and having a tough time solving problems based on pipelining. I was trying to solve a problem from this pdf I found on Google
I have a doubt in part ...
- 123
1
vote
1
answer
1k
views
How can I modify single-cycle MIPS processor to implement jal command?
Hello Stack exchange community
I was wondering which modification should I have to make in order to enable single-cycle MIPS processor to run a jal(jump and link) command?
My most pressing confusion ...
- 11
1
vote
2
answers
481
views
Single-cycle MIPS processor in Verilog (multiplexor)
I only recently started to understand in Verilog. But I have a task to create single-cycle 32bit MIPS processor.
Instructions I want to implement are
add, and, addi, addu.qb, addu_s.qb, beq, jal, jr, ...
- 11
1
vote
1
answer
747
views
Why is there no NOR with immediate value in MIPS? AKA NORI
One thing which got me thinking was the lack of NORI in MIPS. Is the argument similar to why there is no SUB for immediate values since it can be simulated with a different instruction? If so, how is ...
- 11
0
votes
0
answers
195
views
Adding a new instruction to a MIPS
heyy, I study software so i'm absolutely new when it comes to drawing electrical circuits and I need to add a new instruction to This MIPS machine here
The new instruction i have to add jt - jump ...
- 101
2
votes
1
answer
2k
views
MIPS clock cycle calculation formula
How many clock cycles will take execution of this segment on the simple pipeline without forwarding or bypassing when result of the branch instruction (new PC content) is available after WB stage. ...
- 21
1
vote
0
answers
46
views
Devices storing volatile memory
I've hit a bit of a rut in a question on my homework for my computer architecture class (MIPS architecture):
what are digital logic devices that can implement 1 bit and 32 bit volatile memory, and ...
0
votes
0
answers
34
views
Does stage Sy of instruction have to wait till all earlier instructions has executed their corresponding stage
I am trying to understand execution of instruction in RISC pipeline.
Can stage Sy of instruction I2 execute before stage Sy of I1? That is, in below example, will it be allowed to run I2's ID in C3 as ...
- 227
0
votes
1
answer
3k
views
How is the lh (load halfword) instruction implemented in MIPS?
I am a bit confused about lh (load halfword) instruction. Would it be correct to say that it gets the contents of the address just like in load word instruction but then takes the 16 rightmost bits ...
- 5
0
votes
1
answer
1k
views
Register File for MIPS Processor
I am writing code for Register file (32 registers, each of 32 bit) for MIPS Single Cycle processor.
I want writing to happen at the negative edge of the clock. As usual, reading can happen any time (...
- 17
1
vote
0
answers
2k
views
MIPS Help (Modulo or Something Similar)
I have this project in MIPS and I read in user input of 10 integers into an array of length 10. After reading them I need to iterate through the array and add the odd numbers (not odd numbered ...
- 11
2
votes
1
answer
1k
views
The accurate time latency for 'lw' instruction in a single-cycle datapath
I want to calculate the cycle time of a single-cycle datapath. Then from the course, I know the time should be the execution time of the longest instruction, which is 'lw' in MIPS.
So I try to ...
- 21
0
votes
1
answer
177
views
MIPS invert - why are the 2 operands always inverted first thing?
I'm learning about MIPS 32 bit.
I understand that CMOS technology uses NAND and NOR for the AND and OR commands, but still, I don't understand why is the inverter at the begining. Another thing is ...
- 155
0
votes
1
answer
57
views
Verilog Reg File: Cant mix blocking and non-blocking assigment
I want to implement a blocking read to read the data as soon as it is written.
I am trying to implement a MIPS 1 pipeline and i need the data to be available in the same clock it is written.
The flips ...
- 1
1
vote
1
answer
2k
views
Understanding branch delay slot and branch prediction prefetch in instruction pipelining
Let me define:
Branch delay slot: Typically assemblers reorder instructions to move some instructions immediately after branch instruction, such that the moved instruction will always be executed, ...
- 227
1
vote
0
answers
44
views
Finding percentage memory utilization in pipelining architecture
I was solving problems from the exercise of the book "Computer Organization and Design" by Patterson. The problem reads like this:
Consider stage latencies:
...
- 227
3
votes
2
answers
4k
views
How many stall cycles resulted by incorrectly predicted branch in instruction pipelining
I have been solving following exercise problem from book Computer Organization by Patterson and Hennessy:
The importance of having a good branch predictor depends on how often conditional branches ...
- 227
0
votes
1
answer
95
views
Why does 1-bit predictor miss on first iteration of inner loop next time around?
My computer organization and architecture claims that with 1-bit predictor, there are 2 mispredicts.
The first miss is when mistaken on last iteration of inner loop.
The second one is as not taken ...
- 11
1
vote
1
answer
327
views
Overflow detection and efficiency
I know the add instruction in mips32 will do overflow detection, i.e. add $t0, $s0, $s1; I want to know whether this feature ...
- 211
2
votes
0
answers
127
views
Why does a divider needs 1 more step?
My book introduces a divider design:
It said that if the divisor is n-length number, we need n+1 steps to finish the division.
For example: 7 / 2 (0111 / 0010) demands 5 steps. I don't quite get why ...
0
votes
1
answer
2k
views
Why doesn't MIPS allow us to use float immediate? [closed]
My teacher said that MIPS does not include instruction helping us to add a float immediate to a register because a float immediate has to be described by at least 32 bits.
However, I wonder what ...
- 11
0
votes
1
answer
175
views
How do I learn-by-practicing digital circuits - MIPS R2000 (or similar) processor or board? [closed]
I already do have a book which I am studying for a university course. I've searched online to buy a development kit for MIPS R2000 (or similar) and have been suggested the MIPS CI20. Don't know if or ...
-1
votes
4
answers
735
views
is MIPS an assembly language or machine language
I have found resources referring to MIPS as both machine language and assembly language. They are 2 different types, machine language consists of only 0s and 1s, while assembly one deploys ...
- 29
1
vote
2
answers
3k
views
mips single-cycle branch verilog
I'm fairly new to Verilog, hardware design and computer architecture. Nevertheless, I've had a go at designing a simplified MIPS processor. It seems to mostly work fine but whenever I simulate it, it ...
- 13
1
vote
1
answer
185
views
Flushing in pipelined architectures
How is the flushing really implemented? I have an idea that on conditional branches, the prior instructions are flushed. But how are they actually flushed?
- 21
1
vote
2
answers
1k
views
how does program counter stores the instruction memory when program is loaded? [closed]
it is mentioned in the book computer organization and design by Patterson/Hennessy page 252 that:
The instruction memory need only provide read access because the
datapath does not write ...
- 113
3
votes
1
answer
448
views
In which CPUs will write-after-write and write-after-read dependencies cause a hazard?
I've been studying the MIPS single cycle architecture for pipeline. I noticed that read-after-write dependency causes a data hazard but two other write-after-write and write-after-read dependencies ...
- 131
0
votes
1
answer
302
views
I-type register format maximum size of a constant
The above picture is an I-type format register. I am confused as to why the largest constant possible is $$2^{15}$$ Should the largest possible constant be $$2^{16} -1$$
- 39
0
votes
1
answer
836
views
Clarification on MIPS sw and lw
If I have the following code in C
A[1] = 2;
Where the starting address A[0] is $s0.
...
- 39
0
votes
1
answer
4k
views
Clarification on R, I, and J type Instruction formats in MIPS
I would like some clarification on some concepts of register types, to know if I understand it correctly.
If I had a 32-bit CPU.
Would that mean that the max number of operations that can be ...
- 39
0
votes
1
answer
86
views
what is the concept behind writing the testbench in the following image?
i am trying to implement an MIPS processor in Vivado ysing Vhdl.i have already written code for processor that has register file ,memory and all other functional units. Now I am trying to create a ...
0
votes
1
answer
288
views
How exactly do clock speeds of computers relate to operation speeds?
I was wondering about this the other day when I was explaining binary and hexadecimal to a friend of mine and this came up. The question goes something like this:
How exactly do instruction ...
- 51
-1
votes
1
answer
337
views
Finding percentage accuracy of instruction pipeline branch predictor
I need help in understanding the solution from solution manual. The question is from the exercise 4.24.4 and 4.24.5 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey ...
- 139
1
vote
1
answer
599
views
Understanding execution of sequence of pipeline instructions
I need help in understanding the solution from solution manual. The question is from the exercise 4.22.2 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th ...
- 139
0
votes
1
answer
285
views
Understanding instruction branching
I need help in understanding the solution from solution manual. The question is from the exercise 4.22.1 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th ...
- 139