Questions tagged [mips]

MIPS is a reduced instruction set computer (RISC) architecture that has both 32 and 64-bit variants. The technology is often licensed as IP cores to manufacturers. The Microchip PIC32 series is an example of a common microcontroller based on the MIPS M4K core and several FPGAs include a MIPS microprocessor.

Filter by
Sorted by
Tagged with
0
votes
1answer
27 views

Verilog Reg File: Cant mix blocking and non-blocking assigment

I want to implement a blocking read to read the data as soon as it is written. I am trying to implement a MIPS 1 pipeline and i need the data to be available in the same clock it is written. The flips ...
0
votes
0answers
42 views

Is my assembly code in MIPS correct?

I've started studying assembly, and I'm trying to solve this problem: For the following C statement, what is the corresponding MIPS assembly code? Assume that the variables f, g, h, i, and j are ...
0
votes
0answers
15 views

Store Word variation in MIPS 32

How can I implement a variant of the SW (store word) that would do basically the same as the SW statement, however that would do a duplicate writing of a word in two consecutive memory addresses? For ...
0
votes
0answers
32 views

Finding speedup in instruction pipeline with branch prediction

I was solving below exercise problem from book Computer Architecture and Design by Patterson at al. This could be more mathematical / logical doubt than electronics related doubt. Breakdown of ...
0
votes
1answer
40 views

Understanding branch delay slot and branch prediction prefetch in instruction pipelining

Let me define: Branch delay slot: Typically assemblers reorder instructions to move some instructions immediately after branch instruction, such that the moved instruction will always be executed, ...
0
votes
0answers
29 views

Finding speedup when branch prediction is done in instruction decode phase of processor pipeline instead of execute stage

I was solving problems from the exercise of the book "Computer Organization and Design" by Patterson. The problem reads like this: Assume instructions: ...
0
votes
0answers
18 views

Finding percentage memory utilization in pipelining architecture

I was solving problems from the exercise of the book "Computer Organization and Design" by Patterson. The problem reads like this: Consider stage latencies: ...
0
votes
0answers
78 views

ALU not working in Verilog MIPS Single cycle implementation

I have written the following code in Verilog which for the time being caters to only a subset of R-type, load word and store word instructions in the single cycle implementation based on the diagram ...
1
vote
0answers
435 views

How many stall cycles resulted by incorrectly predicted branch in instruction pipelining

I have been solving following exercise problem from book Computer Organization by Patterson and Hennessy: The importance of having a good branch predictor depends on how often conditional branches ...
0
votes
1answer
51 views

Why does 1-bit predictor miss on first iteration of inner loop next time around?

My computer organization and architecture claims that with 1-bit predictor, there are 2 mispredicts. The first miss is when mistaken on last iteration of inner loop. The second one is as not taken ...
1
vote
1answer
138 views

Overflow detection and efficiency

I know the add instruction in mips32 will do overflow detection, i.e. add $t0, $s0, $s1; I want to know whether this feature ...
2
votes
0answers
93 views

Why does a divider needs 1 more step?

My book introduces a divider design: It said that if the divisor is n-length number, we need n+1 steps to finish the division. For example: 7 / 2 (0111 / 0010) demands 5 steps. I don't quite get why ...
0
votes
1answer
231 views

Why doesn't MIPS allow us to use float immediate? [closed]

My teacher said that MIPS does not include instruction helping us to add a float immediate to a register because a float immediate has to be described by at least 32 bits. However, I wonder what ...
0
votes
1answer
71 views

How do I learn-by-practicing digital circuits - MIPS R2000 (or similar) processor or board? [closed]

I already do have a book which I am studying for a university course. I've searched online to buy a development kit for MIPS R2000 (or similar) and have been suggested the MIPS CI20. Don't know if or ...
-2
votes
3answers
193 views

is MIPS an assembly language or machine language

I have found resources referring to MIPS as both machine language and assembly language. They are 2 different types, machine language consists of only 0s and 1s, while assembly one deploys ...
1
vote
2answers
642 views

mips single-cycle branch verilog

I'm fairly new to Verilog, hardware design and computer architecture. Nevertheless, I've had a go at designing a simplified MIPS processor. It seems to mostly work fine but whenever I simulate it, it ...
1
vote
1answer
95 views

Flushing in pipelined architectures

How is the flushing really implemented? I have an idea that on conditional branches, the prior instructions are flushed. But how are they actually flushed?
1
vote
2answers
145 views

how does program counter stores the instruction memory when program is loaded? [closed]

it is mentioned in the book computer organization and design by Patterson/Hennessy page 252 that: The instruction memory need only provide read access because the datapath does not write ...
3
votes
1answer
121 views

In which CPUs will write-after-write and write-after-read dependencies cause a hazard?

I've been studying the MIPS single cycle architecture for pipeline. I noticed that read-after-write dependency causes a data hazard but two other write-after-write and write-after-read dependencies ...
0
votes
1answer
36 views

I-type register format maximum size of a constant

The above picture is an I-type format register. I am confused as to why the largest constant possible is $$2^{15}$$ Should the largest possible constant be $$2^{16} -1$$
0
votes
1answer
574 views

Clarification on MIPS sw and lw

If I have the following code in C A[1] = 2; Where the starting address A[0] is $s0. ...
0
votes
1answer
591 views

Clarification on R, I, and J type Instruction formats in MIPS

I would like some clarification on some concepts of register types, to know if I understand it correctly. If I had a 32-bit CPU. Would that mean that the max number of operations that can be ...
-1
votes
1answer
70 views

what is the concept behind writing the testbench in the following image?

i am trying to implement an MIPS processor in Vivado ysing Vhdl.i have already written code for processor that has register file ,memory and all other functional units. Now I am trying to create a ...
0
votes
1answer
119 views

How exactly do clock speeds of computers relate to operation speeds?

I was wondering about this the other day when I was explaining binary and hexadecimal to a friend of mine and this came up. The question goes something like this: How exactly do instruction ...
-1
votes
1answer
86 views

Finding percentage accuracy of instruction pipeline branch predictor

I need help in understanding the solution from solution manual. The question is from the exercise 4.24.4 and 4.24.5 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey ...
1
vote
1answer
193 views

Understanding execution of sequence of pipeline instructions

I need help in understanding the solution from solution manual. The question is from the exercise 4.22.2 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th ...
0
votes
1answer
105 views

Understanding instruction branching

I need help in understanding the solution from solution manual. The question is from the exercise 4.22.1 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th ...
0
votes
0answers
184 views

Understanding instruction pipelining speedup calculation

I was solving the exercise problem 4.17.6 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th edition): Percentage occurrences of the instructions are as ...
0
votes
1answer
172 views

Understanding processor instruction pipeline problem solution

I need help in understanding the solution from solution manual. The question is from the exercise 4.13.5 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th ...
1
vote
1answer
65 views

How instructions get executed in a pipelined architecture?

I saw this HW solution in CMU Comp Arch course website. I am reading ComputerArchitecture on my own. I just have a doubt. Here is the HW question: Given the following code (MIPS): ...
2
votes
1answer
763 views

5 cycle instruction forwarding - MIPS

Consider the following MIPS instructions: lw r6, 0(r1) lw r5, 0(r2) add r5, r5, r6 Assume I have full forwarding capabilities. I know that when I produce a value,...
3
votes
1answer
857 views

Why don’t most RISC ISAs write integer MULH/MUL or DIV/REM to two general-purpose registers? [closed]

Most hardware multiplication and division algorithms can compute the high and low words of a product of two integers, or both the quotient and remainder of the division of two integers, at the same ...
1
vote
1answer
370 views

Implement BGEZAL instruction-MIPS-32 in verilog

I want to implement MIPS-32 Single cycle microarchitecture using Verilog. I have few doubts regarding the instruction BGEZAL. It does GPR[31] = PC + 8. The BGEZAL ...
0
votes
6answers
1k views

what exactly is single cycle instruction architectures?

I got the following text from lab work 2 of CMU's computer architecture course. I am actually trying to do this lab myself out of own interests and I am in no way a student of CMU. The machine has ...
-1
votes
2answers
411 views

Difference between MIPS and ARM datapaths [closed]

I have just learnt simplified five stage pipelined MIPS architecture in the class. I am reading other Instruction Set Architectures (ARM currently) and found some differences between ARM and MIPS. ...
0
votes
1answer
142 views

immediates for MIPS I-type instructions

In MIPS, an I type instruction has the following format. bits [31, 26] are for opcode bits [25, 21] are for source register bits [20, 16] are for transfer register bits [15, 0] are for immediates If ...
2
votes
4answers
808 views

Are there any cases where single-cycle is better than pipelining?

I've been asked by my professor When pipelining is better than single-cyle MIPS CPU's? I actually answered "always", but I'm not sure that's the correct answer. Excluding an increase in design ...
0
votes
1answer
52 views

Interesting MIPS correction

I was writing a Quicksort algorithm on the Mars emulator for MIPS and I defined my array to have a particular amount of numbers. I defined the array to have six numbers and I gave the array six ...
10
votes
4answers
2k views

Why MIPS uses R0 as “zero” when you could just XOR two registers to produce 0?

I think that I am looking for an answer to a trivia question. I am trying to understand why the MIPS architecture uses an explicit "zero" value in a register when you can achieve the same thing by ...
2
votes
0answers
241 views

Analysis of Branch misprediction in MIPS 32 bit architecture

I am confused about what happens when we use a Bimodal branch predictor in the MIPS architecture shown in the image below. I am considering the case where there is already a branch delay slot ...
-3
votes
1answer
1k views

Single Cycle Datapath MIPS - Adding swap instruction

Let's say I want to make a new MIPS instruction called: swap $rs $rt , which exchanges the contents of the registers $rs and $rt. Using an auxiliary variable aux, this new instruction is specified as ...
1
vote
1answer
195 views

Why is register file latency, during write-back stage, not included in computing for minimum clock cycle time

I was looking at the solution for a homework posted here: https://cseweb.ucsd.edu/classes/sp13/cse141-a/solutions/assignment4_solutions.pdf and noticed that for 1.1, it didn't include the Register ...
1
vote
4answers
771 views

Replace ALU With Lookup Table? [closed]

Disclaimer: So this is obviously a silly question and I want to start by saying I don't want to discuss the financial costs of this, as I'm aware CPU cache is expensive. As this hasn't been made ...
0
votes
0answers
401 views

Calculating MIPs

Im working on the following question: I got the following answer is it correct? a) The total time = 10ns + 10ns +10ns = 30ns To calculate MIPS, divide one second by 30ns. MIPS = (1 x 10^9)/30 = 33,...
0
votes
2answers
600 views

Designing a Control Unit

I have recently began studying processors and am attempting to design my own simple processor in Logisim. I have previously studied the MIPS Assembly Language and am hoping to have my processor work ...
0
votes
1answer
277 views

How to Add SRA to a MIPS One Cycle CPU

I'm trying to add the MIPS command SRA to the following one cycle CPU: If I knew how many bits needed to be shifted I could easily replace the lower bits with 0's, but that's never a known till the ...
0
votes
1answer
204 views

Adding BGTZ to One-Cycle MIPS CPU

I'm trying to add the MIPS assembly command BGTZ to the following circuit: I know that BGTZ takes the register value and sees if it's greater than 0. If it's greater it branches to the target. Can I ...
0
votes
3answers
431 views

How can I add a signed vector with an unsigned one in VHDL?

I would like to know how can I add an unsigned vector with a signed one. The reason is that I am creating a MIPS processor and I would like to add the program counter which is unsigned with the ...
0
votes
1answer
514 views

Register file write- back for pipelining vs multicycle implementaion for MIPS processors

We know that in multi-cycle implementation of a MIPS processor, the R type instruction takes 4 cycles. However, in the pipeline implementation of MIPS, for R type instructions, 4th stage (MEM) is ...
0
votes
2answers
769 views

Why do a lot of new low cost IoT modules use a MIPS 24K processor rather than ARM? [closed]

it seems like a lot of new low cost (< $20) IoT modules that pair a microcontroller with 802.11 networking rely on the MIPS 24K processor. Based on my experience this is a relatively obscure choice,...