New answers tagged embedded
1
If you have a look at the latest AXI document you will find that there are several descriptive 'signals' which tell what type of transaction is on the bus. It also holds an ID which tells where the transaction is coming from.
You can then have a memory (or any other slave device) which would accept only certain type(s) of transactions. Or only transactions ...
0
'328P datasheet:
"14.11.6 Port Pins
When entering a sleep mode, all port pins should be configured to use minimum power. The most important is then to ensure that no pins drive resistive loads. In sleep modes where both the I/O clock (clkI/O) and the ADC clock (clkADC) are stopped, the input buffers of the device will be disabled. This ensures that no power ...
1
Looking at the ICL3232 datasheet we see:-
Maximum Data Rate RL = 3kΩ, CL = 1000pF, min 250 typ 500 kbps
and in the SN75C3232 datasheet:-
Maximum data rate RL = 3 kΩ CL = 1000 pF min 250 kbit/s
So it seems there isn't much difference between them.
The SN75C3232 also specifies a minimum of 1000 Kbps with a supply voltage of 4.5 to 5.5 V, so if you ...
1
So many ways to skin this cat. How many different samples does it need? How many seconds total of recording time? How large of a speaker are you planning to drive?
The tasks to be done include:
Program the sound samples into memory in the factory (or your garage)
Monitor the buttons to decide which sample to play
Retrieve sound samples from memory
Convert ...
2
In this specific example, yes I would continue to clear the buffers and call your clearBuf() function.
Why? Mainly because you aren't even handling that return status from your I2C tx and rx functions.
What happens if your device suddenly becomes unreachable via I2C and all your Receive calls are failing? I don't know what the HAL_I2C_Master_Receive does ...
0
All packages have a pin having the BOOT0 role which must at reset be correctly driven for the desired startup mode, regardless if you ever plan to change that or not.
If the pin is also available as a GPIO then you would need to keep your GPIO usage compatible with an approach such as having a pulling resistor that sets the state at reset, after which you ...
0
At first glace, the circuit you show looks a lot like a single channel of a ULN2003A 7-channel Darlington driver. Sticking with the ULN2003A, each of its channels uses a Darlington driver, a circuit where one transistor directly drives another transistor to get a combined current gain higher than the current gain of a single transistor. The COM diode in each ...
0
The schematic you show is a partial schematic of a ULN2003A or similar Darlington driver array. COM is a common rail (typically) used for the catch (flyback) diodes when inductive loads are being switched.
The two collectors connected together do go to the diode so they're not completely open, but that diode does not normally conduct- only briefly when an ...
0
An open collector means nothing is connected to the collector, the collector is left open.
With nothing connected, I mean from the view of the transistor or circuitery which is in front of this 'output'.
When the transistor is not conducting, the voltage of the output is either floating or driven by external components.
When the transistor is conducting, ...
1
It means the collector pin on the output NPN is open when in the HI state. As in it's not connected to a pull-up transistor and can actively drive the output HI.
That means it can only actively drive the output LO, or disconnect it. That means you have to provide a means to bring the output HI (like a pull-up transistor), or in some cases you don't care if ...
2
Background: Playstation 1, houses 32-bit RISC MIPS R3051 processor, running at 33.8688 MHz with 2 MB RAM, 1MB video RAM.
And a custom GPU designed to offload as much as possible from the relatively slow CPU.
Concern: Now both are MIPS processors, one running at 34MHz and other at 600Mhz, The Ingenic cpu with its specs is an overkill for PS1
It's ...
1
based on comments. since you asked. I was using the classic stand up arcade machine Asteroids as an example (since I had tried to emulate it I guess over 10 years ago now on a platform that was like 15 times faster in MHZ, still a bucket list item to reverse engineer the code completely).
A generic emulator, see mame, is going to emulate the main ...
2
Several problems here:
1) Speed of light and Causality
A significant part of modern CPU performance comes from stuff like pipelining and branch prediction. For example it may take 4 cycles to execute one addition, but if the pipeline has 4 stages, it can still execute one addition per cycle, which multiplies throughput by 4. Great!
...Unless the next ...
5
The fall and rise of a clock usually refers to the Rising Edge and the Falling Edge. And that's just what it sounds like. It's the short period of time when the clock goes from Digital LOW to Digital HIGH and vice versa.
What does it mean when an input falls? He says that: "the last D input is remembered or latched when the enable input falls"???
The way ...
0
When the input goes from high "1" to low "0" that's falling.
Another term for this even is a "fallling edge" on the input.
in the table the enable input is labeled "W"
The table says that when "W" is high "D" is passed through to "Q"
but and when "W" goes low this state is remembered. while "W" is low "Q" is locked and "D" is ignored.
Rise is the ...
0
READ PHOTO INCORRECTLY - HAVE EDITED MY ANSWER TO STATE RA0
Looking at the photo you shared on Google Drive, it appears you have connected pin 9 (RB3) and pin 17 (RA0) together. Tying 2 digital i/o pins together might also cause a problem if you tried to use them both for output.
As others have already mentioned, it appears that you are missing a pull-up ...
Top 50 recent answers are included
