New answers tagged programmable-logic
1
vote
How would a 4-bit full-adder be implemented in a Cyclone V FPGA?
n/2 Cyclone V ALMs can do n-bit addition, even with three summands - I presume with carry in. For even n, I do not see how to get a carry out other than using one more ALM adding zeroes.
This would ...
- 2,056
1
vote
How would a 4-bit full-adder be implemented in a Cyclone V FPGA?
what the purpose of the "full adders" would be if the LUTs can seemingly do the job of adding
but at a high "price", as you can see. Since adding "carry-overs" and ...
- 100k
3
votes
Accepted
5V input tolerance on ATF16LV8
the DC characteristics "input high voltage" is the voltage range at which an input counts as "high".
The fact that the device doesn't get inherently damaged at some input voltage ...
- 100k
Top 50 recent answers are included