Questions tagged [cdc]
Clock Domain Crossing. Used where information is transferred from synchronous logic from one clock source to synchronous logic using a different clock source.
34
questions
0
votes
1answer
26 views
How to connect a micro controller to a CDC device?
I have a device that exposes a USB port recognized by a PC as a virtual com port.
I need to connect a micro controller to this device through its USB port.
How should I do? I'm looking for a kind of ...
0
votes
0answers
31 views
STM32 USB CDC - VCP TX data wrong, RX works fine
I have some trouble with the USB CDC on a STM32F7 uC. The whole project was generated with CubeMX and runs on a custom hardware.
When I plug in the USB controller into my computer, the device gets ...
1
vote
0answers
22 views
SDC: constraining same source, different frequency clocks
Let's say I have a master clock ("m_clk"), which is divided by 2 (using enable to a clk-gater), giving generated clock: "d2_clk".
Both clocks go to separate muxes, with different ...
1
vote
1answer
40 views
SDC Constraints for digitally noise filtered CLOCK and DATA inputs
I need help if my SDC constraints are correct for a digitally noise filtered CLOCK and DATA inputs. I'm not sure if CLK3 grouping and create_clk CLK2 are correct.
I would like to know on how to make a ...
0
votes
0answers
53 views
Handling of reset with multi bit clock domain crossing
I have an SoC design with two clock domains, each with it's own asynchronous reset (which roughly means asynchronous assertion of reset and synchronous de-assertion). I am trying to pass a 64 bit ...
0
votes
2answers
120 views
Syntax and/or best practice for buffering a vector in Verilog or VHDL
I have a Verilog block (Block A) that samples a serial signal with a relatively slow clock and then puts data in several registers based on the contents of the serial data.
Ultimately, these data ...
0
votes
1answer
207 views
Why double synchronizer alone is not enough for multi byte transfer between two clock domains?
When one bit information is transferred between two different clock domains, we use 2 Flip-flops or double synchronizers. But when we transfer multi bit signals across two different clock domains, why ...
2
votes
1answer
577 views
gray code clock domain crossing FIFO fast to slow
I'm trying to understand how clock crossing FIFOs are implemented, and the usual answer I see to convert the read/write address pointers to gray code and then pass through synchronizer circuits into ...
4
votes
4answers
659 views
STM32 USB CDC: packet loss with active PC usage
I got a strange error in the USB CDC on the STM32F2. I use HAL implementation of the driver. The size of the buffer transferred in USBD_CDC_SetTxBuffer () is 4096 bytes. On the PC side, I accept the ...
2
votes
3answers
403 views
Multiple Reset Synchronization
I have two active low async resets (rst_na and rst_nb) and associated two clocks (clk_a and clk_b). Assume Block B required ...
1
vote
2answers
71 views
Clock Domain Crossing
While reading the concept of CLOCK DOMAIN CROSSING I came across the 2 flip-flop synchronizer. If my first flop goes into metastable state, then how will it detect the correct value of data when it ...
3
votes
2answers
336 views
SDC constraints for source clock and derived clock
There are two clocks in the system, clk2 is derived from clk1 with a 180-degree phase shift. There is 1-bit data from clk1 to clk2.
I know this is a kind of asynchronous scenario and the traditional ...
2
votes
3answers
95 views
Clock domain cross and metastablilty problem
I understand the problem of metastability and understand that we can't get a stable value in a bounded time so we need unbonded time but it is not practical,
so we put another flip flop with no ...
0
votes
2answers
391 views
Temperature and Voltage variation affects on Metastability
Are there any effects of temperature and voltage variations on Metastability of the flip-flop? If Yes, What are the effects?
2
votes
2answers
300 views
Crossing independent domain clocks (slow to fast)
I have 2 time domain clocks (completely independent) and a bit stream (single bit)
The first clocks is at 12.29 MHz .
I want to asynchronously reclock it to a second time domain.
Meta stability is ...
1
vote
1answer
3k views
stm32 CDC USB - Unknown device (error code 43) [closed]
I face a problem with making custom PCB with STM32F103C8T6 FS CDC but whole story looked like this.
I've made small test app using CubeMX and IAR on cheap PC from china with same MCU - in terminal on ...
1
vote
2answers
2k views
Asynchronous FIFO cdc question
1) Why there is no multi-bit synchronization problem for slow clock domain ? it is obvious that the pointers could increment by more than one.
Screenshot from sunburst asynchronous FIFO paper page 12
...
1
vote
1answer
3k views
STM32F7 discovery USB device CDC using CubeMX
The thing I want to do is sending some bytes with STM32F7 discovery to my laptop, through USB (HS or FS). I tested the virtual com example provided by keil microvision so the hardware is OK, but I ...
0
votes
1answer
148 views
How is interaction with CDC device with no interface endpoints working?
I'm working on uploading to Digispark board. It uses micronucleus bootloader and i can see uploader code. I've modified it a bit to see interfaces and endpoints count:
...
4
votes
2answers
218 views
What usb-class for a device intended to be as future proof as possible?
I am writing specifications for a product and need help to minimize its future need of maintenance.
In order to be able to be (optionally) monitored from the Internet the device is supposed to have a ...
2
votes
3answers
271 views
Can I use 2 Flop synchronizer to migrate a pulse from one clock domain to another provided that clocks phase shifted but of same frequency?
I want to migrate this signal from CLKA to CLKB. Frequencies of both the clocks are same but they are out of phase.
Can 2-Flop synchronizer be used for this? Please note that the signal can be low/...
0
votes
1answer
786 views
Asynchronous FIFO for fast-write-slow-read
I'm not quite sure how to generate full signal in a FIFO with fast-write and slow-read. Eg., if f_wr=10*f_rd, when the updated writing pointer is synchronized to reading side using simple ...
2
votes
5answers
2k views
USB on STM32F107RCT and Stm32CubeMX
I have STM32f107 MCU soldered on custom board. I would like to use USB peripheral in CDC mode. I connected pins PA11 (D-), PA12 (D+) and GND directly to a USB cable which leads to the computer. The ...
2
votes
1answer
199 views
Distinguishing clock domains in designs
I am finding it confusing in defining various clock domains in the design. I did search over the Internet but I didn’t get a complete clarity on this.
In a certain FPGA (Actel ProASIC series) based ...
1
vote
1answer
1k views
STM32F4 USB CDC Communication transfers only specific characters without noise?
I'm working with STM32F407VET6 board. And I'm trying to make communication between my PC and Micro Controller via sample which transmits what it receives through USB. I've created USB Device example ...
3
votes
2answers
2k views
Clock Domain Crossing for Pulse and Level Signal
For pulse we use Pulse-Synchronizer and for Level Signal we use 2-flop synchronizer but what if the signal can be of Pulse or Level behaviour. Is there any way to synchronize that?
EDIT:
After @...
9
votes
2answers
10k views
How does 2-ff synchronizer ensure proper synchonization?
Using 2-ff synchronizers has been a standard for a signal to cross clock boundaries. And there are lots of paper/figures illustrating the mechanism, such as this one:
It seems bclk can only sample ...
5
votes
2answers
877 views
Metastability error propagation with flip flop
I do have a confusion regarding the metastability resolution using flip flops , I know that I should add synchronizer of two or three d-flip flop to guarantee a safe transmission at clock domain ...
0
votes
1answer
343 views
What will the output of filp-flop if its input is metastable?
I was reading sunburst paper on Clock Domain Crossing and got stuck with this doubt.
Here in the 3rd flip flop, input is metastable state but at the rising edge of the clock output was set to high. ...
3
votes
2answers
2k views
SDC constraints for two flop sychronizer
I have doubt, What should be proper SDC constraint for CDC module, i.e., two flop synchronizer.
between "dat driving by aclk to <...
5
votes
1answer
2k views
CDC Synchonisation primitives for an Altera FPGA
I am working on my first non-trival FPGA design and finally have a need for Clock Domain Crossing (CDC).
There are multiple resources (amongst others) which discuss various architectures for CDC and ...
3
votes
2answers
3k views
Clock domain crossing timing constraints for Altera
I have a slight problem with my clock domain crossing timing constraints.
I have two clock groups
set_clock_groups -asynchronous -group {clk_A} -group {clk_B}
...
4
votes
2answers
1k views
cross clock domain databus
I asked a question some time ago about crossing clock domains
Design practice crossing clock domains and async signals.
One of the "rules" is to never synchronize multi-bit signal bit-by-bit, ...
4
votes
3answers
5k views
Design practice crossing clock domains and async signals
I have been designing a few projects on different FPGA's in VHDL, and it seems my most common source of "hard to find errors" is when I forget to synchronize an async signal, or forgets to resync a ...
